Loading...
1/*
2 * PCI interface driver for DW SPI Core
3 *
4 * Copyright (c) 2009, Intel Corporation.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along
16 * with this program; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18 */
19
20#include <linux/interrupt.h>
21#include <linux/pci.h>
22#include <linux/slab.h>
23#include <linux/spi/spi.h>
24
25#include "spi-dw.h"
26
27#define DRIVER_NAME "dw_spi_pci"
28
29struct dw_spi_pci {
30 struct pci_dev *pdev;
31 struct dw_spi dws;
32};
33
34static int __devinit spi_pci_probe(struct pci_dev *pdev,
35 const struct pci_device_id *ent)
36{
37 struct dw_spi_pci *dwpci;
38 struct dw_spi *dws;
39 int pci_bar = 0;
40 int ret;
41
42 printk(KERN_INFO "DW: found PCI SPI controller(ID: %04x:%04x)\n",
43 pdev->vendor, pdev->device);
44
45 ret = pci_enable_device(pdev);
46 if (ret)
47 return ret;
48
49 dwpci = kzalloc(sizeof(struct dw_spi_pci), GFP_KERNEL);
50 if (!dwpci) {
51 ret = -ENOMEM;
52 goto err_disable;
53 }
54
55 dwpci->pdev = pdev;
56 dws = &dwpci->dws;
57
58 /* Get basic io resource and map it */
59 dws->paddr = pci_resource_start(pdev, pci_bar);
60 dws->iolen = pci_resource_len(pdev, pci_bar);
61
62 ret = pci_request_region(pdev, pci_bar, dev_name(&pdev->dev));
63 if (ret)
64 goto err_kfree;
65
66 dws->regs = ioremap_nocache((unsigned long)dws->paddr,
67 pci_resource_len(pdev, pci_bar));
68 if (!dws->regs) {
69 ret = -ENOMEM;
70 goto err_release_reg;
71 }
72
73 dws->parent_dev = &pdev->dev;
74 dws->bus_num = 0;
75 dws->num_cs = 4;
76 dws->irq = pdev->irq;
77
78 /*
79 * Specific handling for Intel MID paltforms, like dma setup,
80 * clock rate, FIFO depth.
81 */
82 if (pdev->device == 0x0800) {
83 ret = dw_spi_mid_init(dws);
84 if (ret)
85 goto err_unmap;
86 }
87
88 ret = dw_spi_add_host(dws);
89 if (ret)
90 goto err_unmap;
91
92 /* PCI hook and SPI hook use the same drv data */
93 pci_set_drvdata(pdev, dwpci);
94 return 0;
95
96err_unmap:
97 iounmap(dws->regs);
98err_release_reg:
99 pci_release_region(pdev, pci_bar);
100err_kfree:
101 kfree(dwpci);
102err_disable:
103 pci_disable_device(pdev);
104 return ret;
105}
106
107static void __devexit spi_pci_remove(struct pci_dev *pdev)
108{
109 struct dw_spi_pci *dwpci = pci_get_drvdata(pdev);
110
111 pci_set_drvdata(pdev, NULL);
112 dw_spi_remove_host(&dwpci->dws);
113 iounmap(dwpci->dws.regs);
114 pci_release_region(pdev, 0);
115 kfree(dwpci);
116 pci_disable_device(pdev);
117}
118
119#ifdef CONFIG_PM
120static int spi_suspend(struct pci_dev *pdev, pm_message_t state)
121{
122 struct dw_spi_pci *dwpci = pci_get_drvdata(pdev);
123 int ret;
124
125 ret = dw_spi_suspend_host(&dwpci->dws);
126 if (ret)
127 return ret;
128 pci_save_state(pdev);
129 pci_disable_device(pdev);
130 pci_set_power_state(pdev, pci_choose_state(pdev, state));
131 return ret;
132}
133
134static int spi_resume(struct pci_dev *pdev)
135{
136 struct dw_spi_pci *dwpci = pci_get_drvdata(pdev);
137 int ret;
138
139 pci_set_power_state(pdev, PCI_D0);
140 pci_restore_state(pdev);
141 ret = pci_enable_device(pdev);
142 if (ret)
143 return ret;
144 return dw_spi_resume_host(&dwpci->dws);
145}
146#else
147#define spi_suspend NULL
148#define spi_resume NULL
149#endif
150
151static const struct pci_device_id pci_ids[] __devinitdata = {
152 /* Intel MID platform SPI controller 0 */
153 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x0800) },
154 {},
155};
156
157static struct pci_driver dw_spi_driver = {
158 .name = DRIVER_NAME,
159 .id_table = pci_ids,
160 .probe = spi_pci_probe,
161 .remove = __devexit_p(spi_pci_remove),
162 .suspend = spi_suspend,
163 .resume = spi_resume,
164};
165
166static int __init mrst_spi_init(void)
167{
168 return pci_register_driver(&dw_spi_driver);
169}
170
171static void __exit mrst_spi_exit(void)
172{
173 pci_unregister_driver(&dw_spi_driver);
174}
175
176module_init(mrst_spi_init);
177module_exit(mrst_spi_exit);
178
179MODULE_AUTHOR("Feng Tang <feng.tang@intel.com>");
180MODULE_DESCRIPTION("PCI interface driver for DW SPI Core");
181MODULE_LICENSE("GPL v2");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * PCI interface driver for DW SPI Core
4 *
5 * Copyright (c) 2009, 2014 Intel Corporation.
6 */
7
8#include <linux/pci.h>
9#include <linux/pm_runtime.h>
10#include <linux/slab.h>
11#include <linux/spi/spi.h>
12#include <linux/module.h>
13
14#include "spi-dw.h"
15
16#define DRIVER_NAME "dw_spi_pci"
17
18/* HW info for MRST Clk Control Unit, 32b reg per controller */
19#define MRST_SPI_CLK_BASE 100000000 /* 100m */
20#define MRST_CLK_SPI_REG 0xff11d86c
21#define CLK_SPI_BDIV_OFFSET 0
22#define CLK_SPI_BDIV_MASK 0x00000007
23#define CLK_SPI_CDIV_OFFSET 9
24#define CLK_SPI_CDIV_MASK 0x00000e00
25#define CLK_SPI_DISABLE_OFFSET 8
26
27struct dw_spi_pci_desc {
28 int (*setup)(struct dw_spi *);
29 u16 num_cs;
30 u16 bus_num;
31 u32 max_freq;
32};
33
34static int dw_spi_pci_mid_init(struct dw_spi *dws)
35{
36 void __iomem *clk_reg;
37 u32 clk_cdiv;
38
39 clk_reg = ioremap(MRST_CLK_SPI_REG, 16);
40 if (!clk_reg)
41 return -ENOMEM;
42
43 /* Get SPI controller operating freq info */
44 clk_cdiv = readl(clk_reg + dws->bus_num * sizeof(u32));
45 clk_cdiv &= CLK_SPI_CDIV_MASK;
46 clk_cdiv >>= CLK_SPI_CDIV_OFFSET;
47 dws->max_freq = MRST_SPI_CLK_BASE / (clk_cdiv + 1);
48
49 iounmap(clk_reg);
50
51 dw_spi_dma_setup_mfld(dws);
52
53 return 0;
54}
55
56static int dw_spi_pci_generic_init(struct dw_spi *dws)
57{
58 dw_spi_dma_setup_generic(dws);
59
60 return 0;
61}
62
63static struct dw_spi_pci_desc dw_spi_pci_mid_desc_1 = {
64 .setup = dw_spi_pci_mid_init,
65 .num_cs = 5,
66 .bus_num = 0,
67};
68
69static struct dw_spi_pci_desc dw_spi_pci_mid_desc_2 = {
70 .setup = dw_spi_pci_mid_init,
71 .num_cs = 2,
72 .bus_num = 1,
73};
74
75static struct dw_spi_pci_desc dw_spi_pci_ehl_desc = {
76 .setup = dw_spi_pci_generic_init,
77 .num_cs = 2,
78 .bus_num = -1,
79 .max_freq = 100000000,
80};
81
82static int dw_spi_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
83{
84 struct dw_spi_pci_desc *desc = (struct dw_spi_pci_desc *)ent->driver_data;
85 struct dw_spi *dws;
86 int pci_bar = 0;
87 int ret;
88
89 ret = pcim_enable_device(pdev);
90 if (ret)
91 return ret;
92
93 dws = devm_kzalloc(&pdev->dev, sizeof(*dws), GFP_KERNEL);
94 if (!dws)
95 return -ENOMEM;
96
97 /* Get basic io resource and map it */
98 dws->paddr = pci_resource_start(pdev, pci_bar);
99 pci_set_master(pdev);
100
101 ret = pcim_iomap_regions(pdev, 1 << pci_bar, pci_name(pdev));
102 if (ret)
103 return ret;
104
105 ret = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
106 if (ret < 0)
107 return ret;
108
109 dws->regs = pcim_iomap_table(pdev)[pci_bar];
110 dws->irq = pci_irq_vector(pdev, 0);
111
112 /*
113 * Specific handling for platforms, like dma setup,
114 * clock rate, FIFO depth.
115 */
116 if (desc) {
117 dws->num_cs = desc->num_cs;
118 dws->bus_num = desc->bus_num;
119 dws->max_freq = desc->max_freq;
120
121 if (desc->setup) {
122 ret = desc->setup(dws);
123 if (ret)
124 goto err_free_irq_vectors;
125 }
126 } else {
127 ret = -ENODEV;
128 goto err_free_irq_vectors;
129 }
130
131 ret = dw_spi_add_host(&pdev->dev, dws);
132 if (ret)
133 goto err_free_irq_vectors;
134
135 /* PCI hook and SPI hook use the same drv data */
136 pci_set_drvdata(pdev, dws);
137
138 dev_info(&pdev->dev, "found PCI SPI controller(ID: %04x:%04x)\n",
139 pdev->vendor, pdev->device);
140
141 pm_runtime_set_autosuspend_delay(&pdev->dev, 1000);
142 pm_runtime_use_autosuspend(&pdev->dev);
143 pm_runtime_put_autosuspend(&pdev->dev);
144 pm_runtime_allow(&pdev->dev);
145
146 return 0;
147
148err_free_irq_vectors:
149 pci_free_irq_vectors(pdev);
150 return ret;
151}
152
153static void dw_spi_pci_remove(struct pci_dev *pdev)
154{
155 struct dw_spi *dws = pci_get_drvdata(pdev);
156
157 pm_runtime_forbid(&pdev->dev);
158 pm_runtime_get_noresume(&pdev->dev);
159
160 dw_spi_remove_host(dws);
161 pci_free_irq_vectors(pdev);
162}
163
164#ifdef CONFIG_PM_SLEEP
165static int dw_spi_pci_suspend(struct device *dev)
166{
167 struct dw_spi *dws = dev_get_drvdata(dev);
168
169 return dw_spi_suspend_host(dws);
170}
171
172static int dw_spi_pci_resume(struct device *dev)
173{
174 struct dw_spi *dws = dev_get_drvdata(dev);
175
176 return dw_spi_resume_host(dws);
177}
178#endif
179
180static SIMPLE_DEV_PM_OPS(dw_spi_pci_pm_ops, dw_spi_pci_suspend, dw_spi_pci_resume);
181
182static const struct pci_device_id dw_spi_pci_ids[] = {
183 /* Intel MID platform SPI controller 0 */
184 /*
185 * The access to the device 8086:0801 is disabled by HW, since it's
186 * exclusively used by SCU to communicate with MSIC.
187 */
188 /* Intel MID platform SPI controller 1 */
189 { PCI_VDEVICE(INTEL, 0x0800), (kernel_ulong_t)&dw_spi_pci_mid_desc_1},
190 /* Intel MID platform SPI controller 2 */
191 { PCI_VDEVICE(INTEL, 0x0812), (kernel_ulong_t)&dw_spi_pci_mid_desc_2},
192 /* Intel Elkhart Lake PSE SPI controllers */
193 { PCI_VDEVICE(INTEL, 0x4b84), (kernel_ulong_t)&dw_spi_pci_ehl_desc},
194 { PCI_VDEVICE(INTEL, 0x4b85), (kernel_ulong_t)&dw_spi_pci_ehl_desc},
195 { PCI_VDEVICE(INTEL, 0x4b86), (kernel_ulong_t)&dw_spi_pci_ehl_desc},
196 { PCI_VDEVICE(INTEL, 0x4b87), (kernel_ulong_t)&dw_spi_pci_ehl_desc},
197 {},
198};
199MODULE_DEVICE_TABLE(pci, dw_spi_pci_ids);
200
201static struct pci_driver dw_spi_pci_driver = {
202 .name = DRIVER_NAME,
203 .id_table = dw_spi_pci_ids,
204 .probe = dw_spi_pci_probe,
205 .remove = dw_spi_pci_remove,
206 .driver = {
207 .pm = &dw_spi_pci_pm_ops,
208 },
209};
210module_pci_driver(dw_spi_pci_driver);
211
212MODULE_AUTHOR("Feng Tang <feng.tang@intel.com>");
213MODULE_DESCRIPTION("PCI interface driver for DW SPI Core");
214MODULE_LICENSE("GPL v2");
215MODULE_IMPORT_NS(SPI_DW_CORE);