Loading...
Note: File does not exist in v3.1.
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Rockchip SoC DP (Display Port) interface driver.
4 *
5 * Copyright (C) Fuzhou Rockchip Electronics Co., Ltd.
6 * Author: Andy Yan <andy.yan@rock-chips.com>
7 * Yakir Yang <ykk@rock-chips.com>
8 * Jeff Chen <jeff.chen@rock-chips.com>
9 */
10
11#include <linux/component.h>
12#include <linux/mfd/syscon.h>
13#include <linux/of_device.h>
14#include <linux/of_graph.h>
15#include <linux/regmap.h>
16#include <linux/reset.h>
17#include <linux/clk.h>
18
19#include <video/of_videomode.h>
20#include <video/videomode.h>
21
22#include <drm/drm_atomic.h>
23#include <drm/drm_atomic_helper.h>
24#include <drm/bridge/analogix_dp.h>
25#include <drm/drm_dp_helper.h>
26#include <drm/drm_of.h>
27#include <drm/drm_panel.h>
28#include <drm/drm_probe_helper.h>
29
30#include "rockchip_drm_drv.h"
31#include "rockchip_drm_vop.h"
32
33#define RK3288_GRF_SOC_CON6 0x25c
34#define RK3288_EDP_LCDC_SEL BIT(5)
35#define RK3399_GRF_SOC_CON20 0x6250
36#define RK3399_EDP_LCDC_SEL BIT(5)
37
38#define HIWORD_UPDATE(val, mask) (val | (mask) << 16)
39
40#define PSR_WAIT_LINE_FLAG_TIMEOUT_MS 100
41
42#define to_dp(nm) container_of(nm, struct rockchip_dp_device, nm)
43
44/**
45 * struct rockchip_dp_chip_data - splite the grf setting of kind of chips
46 * @lcdsel_grf_reg: grf register offset of lcdc select
47 * @lcdsel_big: reg value of selecting vop big for eDP
48 * @lcdsel_lit: reg value of selecting vop little for eDP
49 * @chip_type: specific chip type
50 */
51struct rockchip_dp_chip_data {
52 u32 lcdsel_grf_reg;
53 u32 lcdsel_big;
54 u32 lcdsel_lit;
55 u32 chip_type;
56};
57
58struct rockchip_dp_device {
59 struct drm_device *drm_dev;
60 struct device *dev;
61 struct drm_encoder encoder;
62 struct drm_display_mode mode;
63
64 struct clk *pclk;
65 struct clk *grfclk;
66 struct regmap *grf;
67 struct reset_control *rst;
68
69 const struct rockchip_dp_chip_data *data;
70
71 struct analogix_dp_device *adp;
72 struct analogix_dp_plat_data plat_data;
73};
74
75static int rockchip_dp_pre_init(struct rockchip_dp_device *dp)
76{
77 reset_control_assert(dp->rst);
78 usleep_range(10, 20);
79 reset_control_deassert(dp->rst);
80
81 return 0;
82}
83
84static int rockchip_dp_poweron_start(struct analogix_dp_plat_data *plat_data)
85{
86 struct rockchip_dp_device *dp = to_dp(plat_data);
87 int ret;
88
89 ret = clk_prepare_enable(dp->pclk);
90 if (ret < 0) {
91 DRM_DEV_ERROR(dp->dev, "failed to enable pclk %d\n", ret);
92 return ret;
93 }
94
95 ret = rockchip_dp_pre_init(dp);
96 if (ret < 0) {
97 DRM_DEV_ERROR(dp->dev, "failed to dp pre init %d\n", ret);
98 clk_disable_unprepare(dp->pclk);
99 return ret;
100 }
101
102 return ret;
103}
104
105static int rockchip_dp_powerdown(struct analogix_dp_plat_data *plat_data)
106{
107 struct rockchip_dp_device *dp = to_dp(plat_data);
108
109 clk_disable_unprepare(dp->pclk);
110
111 return 0;
112}
113
114static int rockchip_dp_get_modes(struct analogix_dp_plat_data *plat_data,
115 struct drm_connector *connector)
116{
117 struct drm_display_info *di = &connector->display_info;
118 /* VOP couldn't output YUV video format for eDP rightly */
119 u32 mask = DRM_COLOR_FORMAT_YCRCB444 | DRM_COLOR_FORMAT_YCRCB422;
120
121 if ((di->color_formats & mask)) {
122 DRM_DEBUG_KMS("Swapping display color format from YUV to RGB\n");
123 di->color_formats &= ~mask;
124 di->color_formats |= DRM_COLOR_FORMAT_RGB444;
125 di->bpc = 8;
126 }
127
128 return 0;
129}
130
131static bool
132rockchip_dp_drm_encoder_mode_fixup(struct drm_encoder *encoder,
133 const struct drm_display_mode *mode,
134 struct drm_display_mode *adjusted_mode)
135{
136 /* do nothing */
137 return true;
138}
139
140static void rockchip_dp_drm_encoder_mode_set(struct drm_encoder *encoder,
141 struct drm_display_mode *mode,
142 struct drm_display_mode *adjusted)
143{
144 /* do nothing */
145}
146
147static
148struct drm_crtc *rockchip_dp_drm_get_new_crtc(struct drm_encoder *encoder,
149 struct drm_atomic_state *state)
150{
151 struct drm_connector *connector;
152 struct drm_connector_state *conn_state;
153
154 connector = drm_atomic_get_new_connector_for_encoder(state, encoder);
155 if (!connector)
156 return NULL;
157
158 conn_state = drm_atomic_get_new_connector_state(state, connector);
159 if (!conn_state)
160 return NULL;
161
162 return conn_state->crtc;
163}
164
165static void rockchip_dp_drm_encoder_enable(struct drm_encoder *encoder,
166 struct drm_atomic_state *state)
167{
168 struct rockchip_dp_device *dp = to_dp(encoder);
169 struct drm_crtc *crtc;
170 struct drm_crtc_state *old_crtc_state;
171 int ret;
172 u32 val;
173
174 crtc = rockchip_dp_drm_get_new_crtc(encoder, state);
175 if (!crtc)
176 return;
177
178 old_crtc_state = drm_atomic_get_old_crtc_state(state, crtc);
179 /* Coming back from self refresh, nothing to do */
180 if (old_crtc_state && old_crtc_state->self_refresh_active)
181 return;
182
183 ret = drm_of_encoder_active_endpoint_id(dp->dev->of_node, encoder);
184 if (ret < 0)
185 return;
186
187 if (ret)
188 val = dp->data->lcdsel_lit;
189 else
190 val = dp->data->lcdsel_big;
191
192 DRM_DEV_DEBUG(dp->dev, "vop %s output to dp\n", (ret) ? "LIT" : "BIG");
193
194 ret = clk_prepare_enable(dp->grfclk);
195 if (ret < 0) {
196 DRM_DEV_ERROR(dp->dev, "failed to enable grfclk %d\n", ret);
197 return;
198 }
199
200 ret = regmap_write(dp->grf, dp->data->lcdsel_grf_reg, val);
201 if (ret != 0)
202 DRM_DEV_ERROR(dp->dev, "Could not write to GRF: %d\n", ret);
203
204 clk_disable_unprepare(dp->grfclk);
205}
206
207static void rockchip_dp_drm_encoder_disable(struct drm_encoder *encoder,
208 struct drm_atomic_state *state)
209{
210 struct rockchip_dp_device *dp = to_dp(encoder);
211 struct drm_crtc *crtc;
212 struct drm_crtc_state *new_crtc_state = NULL;
213 int ret;
214
215 crtc = rockchip_dp_drm_get_new_crtc(encoder, state);
216 /* No crtc means we're doing a full shutdown */
217 if (!crtc)
218 return;
219
220 new_crtc_state = drm_atomic_get_new_crtc_state(state, crtc);
221 /* If we're not entering self-refresh, no need to wait for vact */
222 if (!new_crtc_state || !new_crtc_state->self_refresh_active)
223 return;
224
225 ret = rockchip_drm_wait_vact_end(crtc, PSR_WAIT_LINE_FLAG_TIMEOUT_MS);
226 if (ret)
227 DRM_DEV_ERROR(dp->dev, "line flag irq timed out\n");
228}
229
230static int
231rockchip_dp_drm_encoder_atomic_check(struct drm_encoder *encoder,
232 struct drm_crtc_state *crtc_state,
233 struct drm_connector_state *conn_state)
234{
235 struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
236 struct drm_display_info *di = &conn_state->connector->display_info;
237
238 /*
239 * The hardware IC designed that VOP must output the RGB10 video
240 * format to eDP controller, and if eDP panel only support RGB8,
241 * then eDP controller should cut down the video data, not via VOP
242 * controller, that's why we need to hardcode the VOP output mode
243 * to RGA10 here.
244 */
245
246 s->output_mode = ROCKCHIP_OUT_MODE_AAAA;
247 s->output_type = DRM_MODE_CONNECTOR_eDP;
248 s->output_bpc = di->bpc;
249
250 return 0;
251}
252
253static struct drm_encoder_helper_funcs rockchip_dp_encoder_helper_funcs = {
254 .mode_fixup = rockchip_dp_drm_encoder_mode_fixup,
255 .mode_set = rockchip_dp_drm_encoder_mode_set,
256 .atomic_enable = rockchip_dp_drm_encoder_enable,
257 .atomic_disable = rockchip_dp_drm_encoder_disable,
258 .atomic_check = rockchip_dp_drm_encoder_atomic_check,
259};
260
261static struct drm_encoder_funcs rockchip_dp_encoder_funcs = {
262 .destroy = drm_encoder_cleanup,
263};
264
265static int rockchip_dp_of_probe(struct rockchip_dp_device *dp)
266{
267 struct device *dev = dp->dev;
268 struct device_node *np = dev->of_node;
269
270 dp->grf = syscon_regmap_lookup_by_phandle(np, "rockchip,grf");
271 if (IS_ERR(dp->grf)) {
272 DRM_DEV_ERROR(dev, "failed to get rockchip,grf property\n");
273 return PTR_ERR(dp->grf);
274 }
275
276 dp->grfclk = devm_clk_get(dev, "grf");
277 if (PTR_ERR(dp->grfclk) == -ENOENT) {
278 dp->grfclk = NULL;
279 } else if (PTR_ERR(dp->grfclk) == -EPROBE_DEFER) {
280 return -EPROBE_DEFER;
281 } else if (IS_ERR(dp->grfclk)) {
282 DRM_DEV_ERROR(dev, "failed to get grf clock\n");
283 return PTR_ERR(dp->grfclk);
284 }
285
286 dp->pclk = devm_clk_get(dev, "pclk");
287 if (IS_ERR(dp->pclk)) {
288 DRM_DEV_ERROR(dev, "failed to get pclk property\n");
289 return PTR_ERR(dp->pclk);
290 }
291
292 dp->rst = devm_reset_control_get(dev, "dp");
293 if (IS_ERR(dp->rst)) {
294 DRM_DEV_ERROR(dev, "failed to get dp reset control\n");
295 return PTR_ERR(dp->rst);
296 }
297
298 return 0;
299}
300
301static int rockchip_dp_drm_create_encoder(struct rockchip_dp_device *dp)
302{
303 struct drm_encoder *encoder = &dp->encoder;
304 struct drm_device *drm_dev = dp->drm_dev;
305 struct device *dev = dp->dev;
306 int ret;
307
308 encoder->possible_crtcs = drm_of_find_possible_crtcs(drm_dev,
309 dev->of_node);
310 DRM_DEBUG_KMS("possible_crtcs = 0x%x\n", encoder->possible_crtcs);
311
312 ret = drm_encoder_init(drm_dev, encoder, &rockchip_dp_encoder_funcs,
313 DRM_MODE_ENCODER_TMDS, NULL);
314 if (ret) {
315 DRM_ERROR("failed to initialize encoder with drm\n");
316 return ret;
317 }
318
319 drm_encoder_helper_add(encoder, &rockchip_dp_encoder_helper_funcs);
320
321 return 0;
322}
323
324static int rockchip_dp_bind(struct device *dev, struct device *master,
325 void *data)
326{
327 struct rockchip_dp_device *dp = dev_get_drvdata(dev);
328 const struct rockchip_dp_chip_data *dp_data;
329 struct drm_device *drm_dev = data;
330 int ret;
331
332 dp_data = of_device_get_match_data(dev);
333 if (!dp_data)
334 return -ENODEV;
335
336 dp->data = dp_data;
337 dp->drm_dev = drm_dev;
338
339 ret = rockchip_dp_drm_create_encoder(dp);
340 if (ret) {
341 DRM_ERROR("failed to create drm encoder\n");
342 return ret;
343 }
344
345 dp->plat_data.encoder = &dp->encoder;
346
347 dp->plat_data.dev_type = dp->data->chip_type;
348 dp->plat_data.power_on_start = rockchip_dp_poweron_start;
349 dp->plat_data.power_off = rockchip_dp_powerdown;
350 dp->plat_data.get_modes = rockchip_dp_get_modes;
351
352 dp->adp = analogix_dp_bind(dev, dp->drm_dev, &dp->plat_data);
353 if (IS_ERR(dp->adp)) {
354 ret = PTR_ERR(dp->adp);
355 goto err_cleanup_encoder;
356 }
357
358 return 0;
359err_cleanup_encoder:
360 dp->encoder.funcs->destroy(&dp->encoder);
361 return ret;
362}
363
364static void rockchip_dp_unbind(struct device *dev, struct device *master,
365 void *data)
366{
367 struct rockchip_dp_device *dp = dev_get_drvdata(dev);
368
369 analogix_dp_unbind(dp->adp);
370 dp->encoder.funcs->destroy(&dp->encoder);
371
372 dp->adp = ERR_PTR(-ENODEV);
373}
374
375static const struct component_ops rockchip_dp_component_ops = {
376 .bind = rockchip_dp_bind,
377 .unbind = rockchip_dp_unbind,
378};
379
380static int rockchip_dp_probe(struct platform_device *pdev)
381{
382 struct device *dev = &pdev->dev;
383 struct drm_panel *panel = NULL;
384 struct rockchip_dp_device *dp;
385 int ret;
386
387 ret = drm_of_find_panel_or_bridge(dev->of_node, 1, 0, &panel, NULL);
388 if (ret < 0)
389 return ret;
390
391 dp = devm_kzalloc(dev, sizeof(*dp), GFP_KERNEL);
392 if (!dp)
393 return -ENOMEM;
394
395 dp->dev = dev;
396 dp->adp = ERR_PTR(-ENODEV);
397 dp->plat_data.panel = panel;
398
399 ret = rockchip_dp_of_probe(dp);
400 if (ret < 0)
401 return ret;
402
403 platform_set_drvdata(pdev, dp);
404
405 return component_add(dev, &rockchip_dp_component_ops);
406}
407
408static int rockchip_dp_remove(struct platform_device *pdev)
409{
410 component_del(&pdev->dev, &rockchip_dp_component_ops);
411
412 return 0;
413}
414
415#ifdef CONFIG_PM_SLEEP
416static int rockchip_dp_suspend(struct device *dev)
417{
418 struct rockchip_dp_device *dp = dev_get_drvdata(dev);
419
420 if (IS_ERR(dp->adp))
421 return 0;
422
423 return analogix_dp_suspend(dp->adp);
424}
425
426static int rockchip_dp_resume(struct device *dev)
427{
428 struct rockchip_dp_device *dp = dev_get_drvdata(dev);
429
430 if (IS_ERR(dp->adp))
431 return 0;
432
433 return analogix_dp_resume(dp->adp);
434}
435#endif
436
437static const struct dev_pm_ops rockchip_dp_pm_ops = {
438#ifdef CONFIG_PM_SLEEP
439 .suspend_late = rockchip_dp_suspend,
440 .resume_early = rockchip_dp_resume,
441#endif
442};
443
444static const struct rockchip_dp_chip_data rk3399_edp = {
445 .lcdsel_grf_reg = RK3399_GRF_SOC_CON20,
446 .lcdsel_big = HIWORD_UPDATE(0, RK3399_EDP_LCDC_SEL),
447 .lcdsel_lit = HIWORD_UPDATE(RK3399_EDP_LCDC_SEL, RK3399_EDP_LCDC_SEL),
448 .chip_type = RK3399_EDP,
449};
450
451static const struct rockchip_dp_chip_data rk3288_dp = {
452 .lcdsel_grf_reg = RK3288_GRF_SOC_CON6,
453 .lcdsel_big = HIWORD_UPDATE(0, RK3288_EDP_LCDC_SEL),
454 .lcdsel_lit = HIWORD_UPDATE(RK3288_EDP_LCDC_SEL, RK3288_EDP_LCDC_SEL),
455 .chip_type = RK3288_DP,
456};
457
458static const struct of_device_id rockchip_dp_dt_ids[] = {
459 {.compatible = "rockchip,rk3288-dp", .data = &rk3288_dp },
460 {.compatible = "rockchip,rk3399-edp", .data = &rk3399_edp },
461 {}
462};
463MODULE_DEVICE_TABLE(of, rockchip_dp_dt_ids);
464
465struct platform_driver rockchip_dp_driver = {
466 .probe = rockchip_dp_probe,
467 .remove = rockchip_dp_remove,
468 .driver = {
469 .name = "rockchip-dp",
470 .pm = &rockchip_dp_pm_ops,
471 .of_match_table = of_match_ptr(rockchip_dp_dt_ids),
472 },
473};