Loading...
1/*
2 * Device driver for the via ADB on (many) Mac II-class machines
3 *
4 * Based on the original ADB keyboard handler Copyright (c) 1997 Alan Cox
5 * Also derived from code Copyright (C) 1996 Paul Mackerras.
6 *
7 * With various updates provided over the years by Michael Schmitz,
8 * Guideo Koerber and others.
9 *
10 * Rewrite for Unified ADB by Joshua M. Thompson (funaho@jurai.org)
11 *
12 * 1999-08-02 (jmt) - Initial rewrite for Unified ADB.
13 * 2000-03-29 Tony Mantler <tonym@mac.linux-m68k.org>
14 * - Big overhaul, should actually work now.
15 * 2006-12-31 Finn Thain <fthain@telegraphics.com.au> - Another overhaul.
16 *
17 * Suggested reading:
18 * Inside Macintosh, ch. 5 ADB Manager
19 * Guide to the Macinstosh Family Hardware, ch. 8 Apple Desktop Bus
20 * Rockwell R6522 VIA datasheet
21 *
22 * Apple's "ADB Analyzer" bus sniffer is invaluable:
23 * ftp://ftp.apple.com/developer/Tool_Chest/Devices_-_Hardware/Apple_Desktop_Bus/
24 */
25
26#include <stdarg.h>
27#include <linux/types.h>
28#include <linux/errno.h>
29#include <linux/kernel.h>
30#include <linux/delay.h>
31#include <linux/adb.h>
32#include <linux/interrupt.h>
33#include <linux/init.h>
34#include <asm/macintosh.h>
35#include <asm/macints.h>
36#include <asm/mac_via.h>
37#include <asm/system.h>
38
39static volatile unsigned char *via;
40
41/* VIA registers - spaced 0x200 bytes apart */
42#define RS 0x200 /* skip between registers */
43#define B 0 /* B-side data */
44#define A RS /* A-side data */
45#define DIRB (2*RS) /* B-side direction (1=output) */
46#define DIRA (3*RS) /* A-side direction (1=output) */
47#define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
48#define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
49#define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
50#define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
51#define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
52#define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
53#define SR (10*RS) /* Shift register */
54#define ACR (11*RS) /* Auxiliary control register */
55#define PCR (12*RS) /* Peripheral control register */
56#define IFR (13*RS) /* Interrupt flag register */
57#define IER (14*RS) /* Interrupt enable register */
58#define ANH (15*RS) /* A-side data, no handshake */
59
60/* Bits in B data register: all active low */
61#define CTLR_IRQ 0x08 /* Controller rcv status (input) */
62#define ST_MASK 0x30 /* mask for selecting ADB state bits */
63
64/* Bits in ACR */
65#define SR_CTRL 0x1c /* Shift register control bits */
66#define SR_EXT 0x0c /* Shift on external clock */
67#define SR_OUT 0x10 /* Shift out if 1 */
68
69/* Bits in IFR and IER */
70#define IER_SET 0x80 /* set bits in IER */
71#define IER_CLR 0 /* clear bits in IER */
72#define SR_INT 0x04 /* Shift register full/empty */
73
74/* ADB transaction states according to GMHW */
75#define ST_CMD 0x00 /* ADB state: command byte */
76#define ST_EVEN 0x10 /* ADB state: even data byte */
77#define ST_ODD 0x20 /* ADB state: odd data byte */
78#define ST_IDLE 0x30 /* ADB state: idle, nothing to send */
79
80static int macii_init_via(void);
81static void macii_start(void);
82static irqreturn_t macii_interrupt(int irq, void *arg);
83static void macii_queue_poll(void);
84
85static int macii_probe(void);
86static int macii_init(void);
87static int macii_send_request(struct adb_request *req, int sync);
88static int macii_write(struct adb_request *req);
89static int macii_autopoll(int devs);
90static void macii_poll(void);
91static int macii_reset_bus(void);
92
93struct adb_driver via_macii_driver = {
94 "Mac II",
95 macii_probe,
96 macii_init,
97 macii_send_request,
98 macii_autopoll,
99 macii_poll,
100 macii_reset_bus
101};
102
103static enum macii_state {
104 idle,
105 sending,
106 reading,
107 read_done,
108} macii_state;
109
110static struct adb_request *current_req; /* first request struct in the queue */
111static struct adb_request *last_req; /* last request struct in the queue */
112static unsigned char reply_buf[16]; /* storage for autopolled replies */
113static unsigned char *reply_ptr; /* next byte in reply_buf or req->reply */
114static int reading_reply; /* store reply in reply_buf else req->reply */
115static int data_index; /* index of the next byte to send from req->data */
116static int reply_len; /* number of bytes received in reply_buf or req->reply */
117static int status; /* VIA's ADB status bits captured upon interrupt */
118static int last_status; /* status bits as at previous interrupt */
119static int srq_asserted; /* have to poll for the device that asserted it */
120static int command_byte; /* the most recent command byte transmitted */
121static int autopoll_devs; /* bits set are device addresses to be polled */
122
123/* Sanity check for request queue. Doesn't check for cycles. */
124static int request_is_queued(struct adb_request *req) {
125 struct adb_request *cur;
126 unsigned long flags;
127 local_irq_save(flags);
128 cur = current_req;
129 while (cur) {
130 if (cur == req) {
131 local_irq_restore(flags);
132 return 1;
133 }
134 cur = cur->next;
135 }
136 local_irq_restore(flags);
137 return 0;
138}
139
140/* Check for MacII style ADB */
141static int macii_probe(void)
142{
143 if (macintosh_config->adb_type != MAC_ADB_II) return -ENODEV;
144
145 via = via1;
146
147 printk("adb: Mac II ADB Driver v1.0 for Unified ADB\n");
148 return 0;
149}
150
151/* Initialize the driver */
152int macii_init(void)
153{
154 unsigned long flags;
155 int err;
156
157 local_irq_save(flags);
158
159 err = macii_init_via();
160 if (err) goto out;
161
162 err = request_irq(IRQ_MAC_ADB, macii_interrupt, IRQ_FLG_LOCK, "ADB",
163 macii_interrupt);
164 if (err) goto out;
165
166 macii_state = idle;
167out:
168 local_irq_restore(flags);
169 return err;
170}
171
172/* initialize the hardware */
173static int macii_init_via(void)
174{
175 unsigned char x;
176
177 /* We want CTLR_IRQ as input and ST_EVEN | ST_ODD as output lines. */
178 via[DIRB] = (via[DIRB] | ST_EVEN | ST_ODD) & ~CTLR_IRQ;
179
180 /* Set up state: idle */
181 via[B] |= ST_IDLE;
182 last_status = via[B] & (ST_MASK|CTLR_IRQ);
183
184 /* Shift register on input */
185 via[ACR] = (via[ACR] & ~SR_CTRL) | SR_EXT;
186
187 /* Wipe any pending data and int */
188 x = via[SR];
189
190 return 0;
191}
192
193/* Send an ADB poll (Talk Register 0 command prepended to the request queue) */
194static void macii_queue_poll(void)
195{
196 /* No point polling the active device as it will never assert SRQ, so
197 * poll the next device in the autopoll list. This could leave us
198 * stuck in a polling loop if an unprobed device is asserting SRQ.
199 * In theory, that could only happen if a device was plugged in after
200 * probing started. Unplugging it again will break the cycle.
201 * (Simply polling the next higher device often ends up polling almost
202 * every device (after wrapping around), which takes too long.)
203 */
204 int device_mask;
205 int next_device;
206 static struct adb_request req;
207
208 if (!autopoll_devs) return;
209
210 device_mask = (1 << (((command_byte & 0xF0) >> 4) + 1)) - 1;
211 if (autopoll_devs & ~device_mask)
212 next_device = ffs(autopoll_devs & ~device_mask) - 1;
213 else
214 next_device = ffs(autopoll_devs) - 1;
215
216 BUG_ON(request_is_queued(&req));
217
218 adb_request(&req, NULL, ADBREQ_NOSEND, 1,
219 ADB_READREG(next_device, 0));
220
221 req.sent = 0;
222 req.complete = 0;
223 req.reply_len = 0;
224 req.next = current_req;
225
226 if (current_req != NULL) {
227 current_req = &req;
228 } else {
229 current_req = &req;
230 last_req = &req;
231 }
232}
233
234/* Send an ADB request; if sync, poll out the reply 'till it's done */
235static int macii_send_request(struct adb_request *req, int sync)
236{
237 int err;
238 unsigned long flags;
239
240 BUG_ON(request_is_queued(req));
241
242 local_irq_save(flags);
243 err = macii_write(req);
244 local_irq_restore(flags);
245
246 if (!err && sync) {
247 while (!req->complete) {
248 macii_poll();
249 }
250 BUG_ON(request_is_queued(req));
251 }
252
253 return err;
254}
255
256/* Send an ADB request (append to request queue) */
257static int macii_write(struct adb_request *req)
258{
259 if (req->nbytes < 2 || req->data[0] != ADB_PACKET || req->nbytes > 15) {
260 req->complete = 1;
261 return -EINVAL;
262 }
263
264 req->next = NULL;
265 req->sent = 0;
266 req->complete = 0;
267 req->reply_len = 0;
268
269 if (current_req != NULL) {
270 last_req->next = req;
271 last_req = req;
272 } else {
273 current_req = req;
274 last_req = req;
275 if (macii_state == idle) macii_start();
276 }
277 return 0;
278}
279
280/* Start auto-polling */
281static int macii_autopoll(int devs)
282{
283 static struct adb_request req;
284 unsigned long flags;
285 int err = 0;
286
287 /* bit 1 == device 1, and so on. */
288 autopoll_devs = devs & 0xFFFE;
289
290 if (!autopoll_devs) return 0;
291
292 local_irq_save(flags);
293
294 if (current_req == NULL) {
295 /* Send a Talk Reg 0. The controller will repeatedly transmit
296 * this as long as it is idle.
297 */
298 adb_request(&req, NULL, ADBREQ_NOSEND, 1,
299 ADB_READREG(ffs(autopoll_devs) - 1, 0));
300 err = macii_write(&req);
301 }
302
303 local_irq_restore(flags);
304 return err;
305}
306
307static inline int need_autopoll(void) {
308 /* Was the last command Talk Reg 0
309 * and is the target on the autopoll list?
310 */
311 if ((command_byte & 0x0F) == 0x0C &&
312 ((1 << ((command_byte & 0xF0) >> 4)) & autopoll_devs))
313 return 0;
314 return 1;
315}
316
317/* Prod the chip without interrupts */
318static void macii_poll(void)
319{
320 disable_irq(IRQ_MAC_ADB);
321 macii_interrupt(0, NULL);
322 enable_irq(IRQ_MAC_ADB);
323}
324
325/* Reset the bus */
326static int macii_reset_bus(void)
327{
328 static struct adb_request req;
329
330 if (request_is_queued(&req))
331 return 0;
332
333 /* Command = 0, Address = ignored */
334 adb_request(&req, NULL, 0, 1, ADB_BUSRESET);
335
336 /* Don't want any more requests during the Global Reset low time. */
337 udelay(3000);
338
339 return 0;
340}
341
342/* Start sending ADB packet */
343static void macii_start(void)
344{
345 struct adb_request *req;
346
347 req = current_req;
348
349 BUG_ON(req == NULL);
350
351 BUG_ON(macii_state != idle);
352
353 /* Now send it. Be careful though, that first byte of the request
354 * is actually ADB_PACKET; the real data begins at index 1!
355 * And req->nbytes is the number of bytes of real data plus one.
356 */
357
358 /* store command byte */
359 command_byte = req->data[1];
360 /* Output mode */
361 via[ACR] |= SR_OUT;
362 /* Load data */
363 via[SR] = req->data[1];
364 /* set ADB state to 'command' */
365 via[B] = (via[B] & ~ST_MASK) | ST_CMD;
366
367 macii_state = sending;
368 data_index = 2;
369}
370
371/*
372 * The notorious ADB interrupt handler - does all of the protocol handling.
373 * Relies on the ADB controller sending and receiving data, thereby
374 * generating shift register interrupts (SR_INT) for us. This means there has
375 * to be activity on the ADB bus. The chip will poll to achieve this.
376 *
377 * The basic ADB state machine was left unchanged from the original MacII code
378 * by Alan Cox, which was based on the CUDA driver for PowerMac.
379 * The syntax of the ADB status lines is totally different on MacII,
380 * though. MacII uses the states Command -> Even -> Odd -> Even ->...-> Idle
381 * for sending and Idle -> Even -> Odd -> Even ->...-> Idle for receiving.
382 * Start and end of a receive packet are signalled by asserting /IRQ on the
383 * interrupt line (/IRQ means the CTLR_IRQ bit in port B; not to be confused
384 * with the VIA shift register interrupt. /IRQ never actually interrupts the
385 * processor, it's just an ordinary input.)
386 */
387static irqreturn_t macii_interrupt(int irq, void *arg)
388{
389 int x;
390 static int entered;
391 struct adb_request *req;
392
393 if (!arg) {
394 /* Clear the SR IRQ flag when polling. */
395 if (via[IFR] & SR_INT)
396 via[IFR] = SR_INT;
397 else
398 return IRQ_NONE;
399 }
400
401 BUG_ON(entered++);
402
403 last_status = status;
404 status = via[B] & (ST_MASK|CTLR_IRQ);
405
406 switch (macii_state) {
407 case idle:
408 if (reading_reply) {
409 reply_ptr = current_req->reply;
410 } else {
411 BUG_ON(current_req != NULL);
412 reply_ptr = reply_buf;
413 }
414
415 x = via[SR];
416
417 if ((status & CTLR_IRQ) && (x == 0xFF)) {
418 /* Bus timeout without SRQ sequence:
419 * data is "FF" while CTLR_IRQ is "H"
420 */
421 reply_len = 0;
422 srq_asserted = 0;
423 macii_state = read_done;
424 } else {
425 macii_state = reading;
426 *reply_ptr = x;
427 reply_len = 1;
428 }
429
430 /* set ADB state = even for first data byte */
431 via[B] = (via[B] & ~ST_MASK) | ST_EVEN;
432 break;
433
434 case sending:
435 req = current_req;
436 if (data_index >= req->nbytes) {
437 req->sent = 1;
438 macii_state = idle;
439
440 if (req->reply_expected) {
441 reading_reply = 1;
442 } else {
443 req->complete = 1;
444 current_req = req->next;
445 if (req->done) (*req->done)(req);
446
447 if (current_req)
448 macii_start();
449 else
450 if (need_autopoll())
451 macii_autopoll(autopoll_devs);
452 }
453
454 if (macii_state == idle) {
455 /* reset to shift in */
456 via[ACR] &= ~SR_OUT;
457 x = via[SR];
458 /* set ADB state idle - might get SRQ */
459 via[B] = (via[B] & ~ST_MASK) | ST_IDLE;
460 }
461 } else {
462 via[SR] = req->data[data_index++];
463
464 if ( (via[B] & ST_MASK) == ST_CMD ) {
465 /* just sent the command byte, set to EVEN */
466 via[B] = (via[B] & ~ST_MASK) | ST_EVEN;
467 } else {
468 /* invert state bits, toggle ODD/EVEN */
469 via[B] ^= ST_MASK;
470 }
471 }
472 break;
473
474 case reading:
475 x = via[SR];
476 BUG_ON((status & ST_MASK) == ST_CMD ||
477 (status & ST_MASK) == ST_IDLE);
478
479 /* Bus timeout with SRQ sequence:
480 * data is "XX FF" while CTLR_IRQ is "L L"
481 * End of packet without SRQ sequence:
482 * data is "XX...YY 00" while CTLR_IRQ is "L...H L"
483 * End of packet SRQ sequence:
484 * data is "XX...YY 00" while CTLR_IRQ is "L...L L"
485 * (where XX is the first response byte and
486 * YY is the last byte of valid response data.)
487 */
488
489 srq_asserted = 0;
490 if (!(status & CTLR_IRQ)) {
491 if (x == 0xFF) {
492 if (!(last_status & CTLR_IRQ)) {
493 macii_state = read_done;
494 reply_len = 0;
495 srq_asserted = 1;
496 }
497 } else if (x == 0x00) {
498 macii_state = read_done;
499 if (!(last_status & CTLR_IRQ))
500 srq_asserted = 1;
501 }
502 }
503
504 if (macii_state == reading) {
505 BUG_ON(reply_len > 15);
506 reply_ptr++;
507 *reply_ptr = x;
508 reply_len++;
509 }
510
511 /* invert state bits, toggle ODD/EVEN */
512 via[B] ^= ST_MASK;
513 break;
514
515 case read_done:
516 x = via[SR];
517
518 if (reading_reply) {
519 reading_reply = 0;
520 req = current_req;
521 req->reply_len = reply_len;
522 req->complete = 1;
523 current_req = req->next;
524 if (req->done) (*req->done)(req);
525 } else if (reply_len && autopoll_devs)
526 adb_input(reply_buf, reply_len, 0);
527
528 macii_state = idle;
529
530 /* SRQ seen before, initiate poll now */
531 if (srq_asserted)
532 macii_queue_poll();
533
534 if (current_req)
535 macii_start();
536 else
537 if (need_autopoll())
538 macii_autopoll(autopoll_devs);
539
540 if (macii_state == idle)
541 via[B] = (via[B] & ~ST_MASK) | ST_IDLE;
542 break;
543
544 default:
545 break;
546 }
547
548 entered--;
549 return IRQ_HANDLED;
550}
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Device driver for the via ADB on (many) Mac II-class machines
4 *
5 * Based on the original ADB keyboard handler Copyright (c) 1997 Alan Cox
6 * Also derived from code Copyright (C) 1996 Paul Mackerras.
7 *
8 * With various updates provided over the years by Michael Schmitz,
9 * Guideo Koerber and others.
10 *
11 * Rewrite for Unified ADB by Joshua M. Thompson (funaho@jurai.org)
12 *
13 * 1999-08-02 (jmt) - Initial rewrite for Unified ADB.
14 * 2000-03-29 Tony Mantler <tonym@mac.linux-m68k.org>
15 * - Big overhaul, should actually work now.
16 * 2006-12-31 Finn Thain - Another overhaul.
17 *
18 * Suggested reading:
19 * Inside Macintosh, ch. 5 ADB Manager
20 * Guide to the Macinstosh Family Hardware, ch. 8 Apple Desktop Bus
21 * Rockwell R6522 VIA datasheet
22 *
23 * Apple's "ADB Analyzer" bus sniffer is invaluable:
24 * ftp://ftp.apple.com/developer/Tool_Chest/Devices_-_Hardware/Apple_Desktop_Bus/
25 */
26
27#include <stdarg.h>
28#include <linux/types.h>
29#include <linux/errno.h>
30#include <linux/kernel.h>
31#include <linux/delay.h>
32#include <linux/adb.h>
33#include <linux/interrupt.h>
34#include <linux/init.h>
35#include <asm/macintosh.h>
36#include <asm/macints.h>
37#include <asm/mac_via.h>
38
39static volatile unsigned char *via;
40
41/* VIA registers - spaced 0x200 bytes apart */
42#define RS 0x200 /* skip between registers */
43#define B 0 /* B-side data */
44#define A RS /* A-side data */
45#define DIRB (2*RS) /* B-side direction (1=output) */
46#define DIRA (3*RS) /* A-side direction (1=output) */
47#define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
48#define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
49#define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
50#define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
51#define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
52#define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
53#define SR (10*RS) /* Shift register */
54#define ACR (11*RS) /* Auxiliary control register */
55#define PCR (12*RS) /* Peripheral control register */
56#define IFR (13*RS) /* Interrupt flag register */
57#define IER (14*RS) /* Interrupt enable register */
58#define ANH (15*RS) /* A-side data, no handshake */
59
60/* Bits in B data register: all active low */
61#define CTLR_IRQ 0x08 /* Controller rcv status (input) */
62#define ST_MASK 0x30 /* mask for selecting ADB state bits */
63
64/* Bits in ACR */
65#define SR_CTRL 0x1c /* Shift register control bits */
66#define SR_EXT 0x0c /* Shift on external clock */
67#define SR_OUT 0x10 /* Shift out if 1 */
68
69/* Bits in IFR and IER */
70#define IER_SET 0x80 /* set bits in IER */
71#define IER_CLR 0 /* clear bits in IER */
72#define SR_INT 0x04 /* Shift register full/empty */
73
74/* ADB transaction states according to GMHW */
75#define ST_CMD 0x00 /* ADB state: command byte */
76#define ST_EVEN 0x10 /* ADB state: even data byte */
77#define ST_ODD 0x20 /* ADB state: odd data byte */
78#define ST_IDLE 0x30 /* ADB state: idle, nothing to send */
79
80/* ADB command byte structure */
81#define ADDR_MASK 0xF0
82#define CMD_MASK 0x0F
83#define OP_MASK 0x0C
84#define TALK 0x0C
85
86static int macii_init_via(void);
87static void macii_start(void);
88static irqreturn_t macii_interrupt(int irq, void *arg);
89static void macii_queue_poll(void);
90
91static int macii_probe(void);
92static int macii_init(void);
93static int macii_send_request(struct adb_request *req, int sync);
94static int macii_write(struct adb_request *req);
95static int macii_autopoll(int devs);
96static void macii_poll(void);
97static int macii_reset_bus(void);
98
99struct adb_driver via_macii_driver = {
100 .name = "Mac II",
101 .probe = macii_probe,
102 .init = macii_init,
103 .send_request = macii_send_request,
104 .autopoll = macii_autopoll,
105 .poll = macii_poll,
106 .reset_bus = macii_reset_bus,
107};
108
109static enum macii_state {
110 idle,
111 sending,
112 reading,
113} macii_state;
114
115static struct adb_request *current_req; /* first request struct in the queue */
116static struct adb_request *last_req; /* last request struct in the queue */
117static unsigned char reply_buf[16]; /* storage for autopolled replies */
118static unsigned char *reply_ptr; /* next byte in reply_buf or req->reply */
119static bool reading_reply; /* store reply in reply_buf else req->reply */
120static int data_index; /* index of the next byte to send from req->data */
121static int reply_len; /* number of bytes received in reply_buf or req->reply */
122static int status; /* VIA's ADB status bits captured upon interrupt */
123static bool bus_timeout; /* no data was sent by the device */
124static bool srq_asserted; /* have to poll for the device that asserted it */
125static u8 last_cmd; /* the most recent command byte transmitted */
126static u8 last_talk_cmd; /* the most recent Talk command byte transmitted */
127static u8 last_poll_cmd; /* the most recent Talk R0 command byte transmitted */
128static unsigned int autopoll_devs; /* bits set are device addresses to poll */
129
130/* Check for MacII style ADB */
131static int macii_probe(void)
132{
133 if (macintosh_config->adb_type != MAC_ADB_II)
134 return -ENODEV;
135
136 via = via1;
137
138 pr_info("adb: Mac II ADB Driver v1.0 for Unified ADB\n");
139 return 0;
140}
141
142/* Initialize the driver */
143static int macii_init(void)
144{
145 unsigned long flags;
146 int err;
147
148 local_irq_save(flags);
149
150 err = macii_init_via();
151 if (err)
152 goto out;
153
154 err = request_irq(IRQ_MAC_ADB, macii_interrupt, 0, "ADB",
155 macii_interrupt);
156 if (err)
157 goto out;
158
159 macii_state = idle;
160out:
161 local_irq_restore(flags);
162 return err;
163}
164
165/* initialize the hardware */
166static int macii_init_via(void)
167{
168 unsigned char x;
169
170 /* We want CTLR_IRQ as input and ST_EVEN | ST_ODD as output lines. */
171 via[DIRB] = (via[DIRB] | ST_EVEN | ST_ODD) & ~CTLR_IRQ;
172
173 /* Set up state: idle */
174 via[B] |= ST_IDLE;
175
176 /* Shift register on input */
177 via[ACR] = (via[ACR] & ~SR_CTRL) | SR_EXT;
178
179 /* Wipe any pending data and int */
180 x = via[SR];
181
182 return 0;
183}
184
185/* Send an ADB poll (Talk Register 0 command prepended to the request queue) */
186static void macii_queue_poll(void)
187{
188 static struct adb_request req;
189 unsigned char poll_command;
190 unsigned int poll_addr;
191
192 /* This only polls devices in the autopoll list, which assumes that
193 * unprobed devices never assert SRQ. That could happen if a device was
194 * plugged in after the adb bus scan. Unplugging it again will resolve
195 * the problem. This behaviour is similar to MacOS.
196 */
197 if (!autopoll_devs)
198 return;
199
200 /* The device most recently polled may not be the best device to poll
201 * right now. Some other device(s) may have signalled SRQ (the active
202 * device won't do that). Or the autopoll list may have been changed.
203 * Try polling the next higher address.
204 */
205 poll_addr = (last_poll_cmd & ADDR_MASK) >> 4;
206 if ((srq_asserted && last_cmd == last_poll_cmd) ||
207 !(autopoll_devs & (1 << poll_addr))) {
208 unsigned int higher_devs;
209
210 higher_devs = autopoll_devs & -(1 << (poll_addr + 1));
211 poll_addr = ffs(higher_devs ? higher_devs : autopoll_devs) - 1;
212 }
213
214 /* Send a Talk Register 0 command */
215 poll_command = ADB_READREG(poll_addr, 0);
216
217 /* No need to repeat this Talk command. The transceiver will do that
218 * as long as it is idle.
219 */
220 if (poll_command == last_cmd)
221 return;
222
223 adb_request(&req, NULL, ADBREQ_NOSEND, 1, poll_command);
224
225 req.sent = 0;
226 req.complete = 0;
227 req.reply_len = 0;
228 req.next = current_req;
229
230 if (WARN_ON(current_req)) {
231 current_req = &req;
232 } else {
233 current_req = &req;
234 last_req = &req;
235 }
236}
237
238/* Send an ADB request; if sync, poll out the reply 'till it's done */
239static int macii_send_request(struct adb_request *req, int sync)
240{
241 int err;
242
243 err = macii_write(req);
244 if (err)
245 return err;
246
247 if (sync)
248 while (!req->complete)
249 macii_poll();
250
251 return 0;
252}
253
254/* Send an ADB request (append to request queue) */
255static int macii_write(struct adb_request *req)
256{
257 unsigned long flags;
258
259 if (req->nbytes < 2 || req->data[0] != ADB_PACKET || req->nbytes > 15) {
260 req->complete = 1;
261 return -EINVAL;
262 }
263
264 req->next = NULL;
265 req->sent = 0;
266 req->complete = 0;
267 req->reply_len = 0;
268
269 local_irq_save(flags);
270
271 if (current_req != NULL) {
272 last_req->next = req;
273 last_req = req;
274 } else {
275 current_req = req;
276 last_req = req;
277 if (macii_state == idle)
278 macii_start();
279 }
280
281 local_irq_restore(flags);
282
283 return 0;
284}
285
286/* Start auto-polling */
287static int macii_autopoll(int devs)
288{
289 unsigned long flags;
290
291 local_irq_save(flags);
292
293 /* bit 1 == device 1, and so on. */
294 autopoll_devs = (unsigned int)devs & 0xFFFE;
295
296 if (!current_req) {
297 macii_queue_poll();
298 if (current_req && macii_state == idle)
299 macii_start();
300 }
301
302 local_irq_restore(flags);
303
304 return 0;
305}
306
307/* Prod the chip without interrupts */
308static void macii_poll(void)
309{
310 macii_interrupt(0, NULL);
311}
312
313/* Reset the bus */
314static int macii_reset_bus(void)
315{
316 struct adb_request req;
317
318 /* Command = 0, Address = ignored */
319 adb_request(&req, NULL, ADBREQ_NOSEND, 1, ADB_BUSRESET);
320 macii_send_request(&req, 1);
321
322 /* Don't want any more requests during the Global Reset low time. */
323 udelay(3000);
324
325 return 0;
326}
327
328/* Start sending ADB packet */
329static void macii_start(void)
330{
331 struct adb_request *req;
332
333 req = current_req;
334
335 /* Now send it. Be careful though, that first byte of the request
336 * is actually ADB_PACKET; the real data begins at index 1!
337 * And req->nbytes is the number of bytes of real data plus one.
338 */
339
340 /* Output mode */
341 via[ACR] |= SR_OUT;
342 /* Load data */
343 via[SR] = req->data[1];
344 /* set ADB state to 'command' */
345 via[B] = (via[B] & ~ST_MASK) | ST_CMD;
346
347 macii_state = sending;
348 data_index = 2;
349
350 bus_timeout = false;
351 srq_asserted = false;
352}
353
354/*
355 * The notorious ADB interrupt handler - does all of the protocol handling.
356 * Relies on the ADB controller sending and receiving data, thereby
357 * generating shift register interrupts (SR_INT) for us. This means there has
358 * to be activity on the ADB bus. The chip will poll to achieve this.
359 *
360 * The VIA Port B output signalling works as follows. After the ADB transceiver
361 * sees a transition on the PB4 and PB5 lines it will crank over the VIA shift
362 * register which eventually raises the SR_INT interrupt. The PB4/PB5 outputs
363 * are toggled with each byte as the ADB transaction progresses.
364 *
365 * Request with no reply expected (and empty transceiver buffer):
366 * CMD -> IDLE
367 * Request with expected reply packet (or with buffered autopoll packet):
368 * CMD -> EVEN -> ODD -> EVEN -> ... -> IDLE
369 * Unsolicited packet:
370 * IDLE -> EVEN -> ODD -> EVEN -> ... -> IDLE
371 */
372static irqreturn_t macii_interrupt(int irq, void *arg)
373{
374 int x;
375 struct adb_request *req;
376 unsigned long flags;
377
378 local_irq_save(flags);
379
380 if (!arg) {
381 /* Clear the SR IRQ flag when polling. */
382 if (via[IFR] & SR_INT)
383 via[IFR] = SR_INT;
384 else {
385 local_irq_restore(flags);
386 return IRQ_NONE;
387 }
388 }
389
390 status = via[B] & (ST_MASK | CTLR_IRQ);
391
392 switch (macii_state) {
393 case idle:
394 WARN_ON((status & ST_MASK) != ST_IDLE);
395
396 reply_ptr = reply_buf;
397 reading_reply = false;
398
399 bus_timeout = false;
400 srq_asserted = false;
401
402 x = via[SR];
403
404 if (!(status & CTLR_IRQ)) {
405 /* /CTLR_IRQ asserted in idle state means we must
406 * read an autopoll reply from the transceiver buffer.
407 */
408 macii_state = reading;
409 *reply_ptr = x;
410 reply_len = 1;
411 } else {
412 /* bus timeout */
413 reply_len = 0;
414 break;
415 }
416
417 /* set ADB state = even for first data byte */
418 via[B] = (via[B] & ~ST_MASK) | ST_EVEN;
419 break;
420
421 case sending:
422 req = current_req;
423
424 if (status == (ST_CMD | CTLR_IRQ)) {
425 /* /CTLR_IRQ de-asserted after the command byte means
426 * the host can continue with the transaction.
427 */
428
429 /* Store command byte */
430 last_cmd = req->data[1];
431 if ((last_cmd & OP_MASK) == TALK) {
432 last_talk_cmd = last_cmd;
433 if ((last_cmd & CMD_MASK) == ADB_READREG(0, 0))
434 last_poll_cmd = last_cmd;
435 }
436 }
437
438 if (status == ST_CMD) {
439 /* /CTLR_IRQ asserted after the command byte means we
440 * must read an autopoll reply. The first byte was
441 * lost because the shift register was an output.
442 */
443 macii_state = reading;
444
445 reading_reply = false;
446 reply_ptr = reply_buf;
447 *reply_ptr = last_talk_cmd;
448 reply_len = 1;
449
450 /* reset to shift in */
451 via[ACR] &= ~SR_OUT;
452 x = via[SR];
453 } else if (data_index >= req->nbytes) {
454 req->sent = 1;
455
456 if (req->reply_expected) {
457 macii_state = reading;
458
459 reading_reply = true;
460 reply_ptr = req->reply;
461 *reply_ptr = req->data[1];
462 reply_len = 1;
463
464 via[ACR] &= ~SR_OUT;
465 x = via[SR];
466 } else if ((req->data[1] & OP_MASK) == TALK) {
467 macii_state = reading;
468
469 reading_reply = false;
470 reply_ptr = reply_buf;
471 *reply_ptr = req->data[1];
472 reply_len = 1;
473
474 via[ACR] &= ~SR_OUT;
475 x = via[SR];
476
477 req->complete = 1;
478 current_req = req->next;
479 if (req->done)
480 (*req->done)(req);
481 } else {
482 macii_state = idle;
483
484 req->complete = 1;
485 current_req = req->next;
486 if (req->done)
487 (*req->done)(req);
488 break;
489 }
490 } else {
491 via[SR] = req->data[data_index++];
492 }
493
494 if ((via[B] & ST_MASK) == ST_CMD) {
495 /* just sent the command byte, set to EVEN */
496 via[B] = (via[B] & ~ST_MASK) | ST_EVEN;
497 } else {
498 /* invert state bits, toggle ODD/EVEN */
499 via[B] ^= ST_MASK;
500 }
501 break;
502
503 case reading:
504 x = via[SR];
505 WARN_ON((status & ST_MASK) == ST_CMD ||
506 (status & ST_MASK) == ST_IDLE);
507
508 if (!(status & CTLR_IRQ)) {
509 if (status == ST_EVEN && reply_len == 1) {
510 bus_timeout = true;
511 } else if (status == ST_ODD && reply_len == 2) {
512 srq_asserted = true;
513 } else {
514 macii_state = idle;
515
516 if (bus_timeout)
517 reply_len = 0;
518
519 if (reading_reply) {
520 struct adb_request *req = current_req;
521
522 req->reply_len = reply_len;
523
524 req->complete = 1;
525 current_req = req->next;
526 if (req->done)
527 (*req->done)(req);
528 } else if (reply_len && autopoll_devs &&
529 reply_buf[0] == last_poll_cmd) {
530 adb_input(reply_buf, reply_len, 1);
531 }
532 break;
533 }
534 }
535
536 if (reply_len < ARRAY_SIZE(reply_buf)) {
537 reply_ptr++;
538 *reply_ptr = x;
539 reply_len++;
540 }
541
542 /* invert state bits, toggle ODD/EVEN */
543 via[B] ^= ST_MASK;
544 break;
545
546 default:
547 break;
548 }
549
550 if (macii_state == idle) {
551 if (!current_req)
552 macii_queue_poll();
553
554 if (current_req)
555 macii_start();
556
557 if (macii_state == idle) {
558 via[ACR] &= ~SR_OUT;
559 x = via[SR];
560 via[B] = (via[B] & ~ST_MASK) | ST_IDLE;
561 }
562 }
563
564 local_irq_restore(flags);
565 return IRQ_HANDLED;
566}