Loading...
1/* irq.h: IRQ registers on the 64-bit Sparc.
2 *
3 * Copyright (C) 1996 David S. Miller (davem@davemloft.net)
4 * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
5 */
6
7#ifndef _SPARC64_IRQ_H
8#define _SPARC64_IRQ_H
9
10#include <linux/linkage.h>
11#include <linux/kernel.h>
12#include <linux/errno.h>
13#include <linux/interrupt.h>
14#include <asm/pil.h>
15#include <asm/ptrace.h>
16
17/* IMAP/ICLR register defines */
18#define IMAP_VALID 0x80000000UL /* IRQ Enabled */
19#define IMAP_TID_UPA 0x7c000000UL /* UPA TargetID */
20#define IMAP_TID_JBUS 0x7c000000UL /* JBUS TargetID */
21#define IMAP_TID_SHIFT 26
22#define IMAP_AID_SAFARI 0x7c000000UL /* Safari AgentID */
23#define IMAP_AID_SHIFT 26
24#define IMAP_NID_SAFARI 0x03e00000UL /* Safari NodeID */
25#define IMAP_NID_SHIFT 21
26#define IMAP_IGN 0x000007c0UL /* IRQ Group Number */
27#define IMAP_INO 0x0000003fUL /* IRQ Number */
28#define IMAP_INR 0x000007ffUL /* Full interrupt number*/
29
30#define ICLR_IDLE 0x00000000UL /* Idle state */
31#define ICLR_TRANSMIT 0x00000001UL /* Transmit state */
32#define ICLR_PENDING 0x00000003UL /* Pending state */
33
34/* The largest number of unique interrupt sources we support.
35 * If this needs to ever be larger than 255, you need to change
36 * the type of ino_bucket->irq as appropriate.
37 *
38 * ino_bucket->irq allocation is made during {sun4v_,}build_irq().
39 */
40#define NR_IRQS 255
41
42extern void irq_install_pre_handler(int irq,
43 void (*func)(unsigned int, void *, void *),
44 void *arg1, void *arg2);
45#define irq_canonicalize(irq) (irq)
46extern unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap);
47extern unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino);
48extern unsigned int sun4v_build_virq(u32 devhandle, unsigned int devino);
49extern unsigned int sun4v_build_msi(u32 devhandle, unsigned int *irq_p,
50 unsigned int msi_devino_start,
51 unsigned int msi_devino_end);
52extern void sun4v_destroy_msi(unsigned int irq);
53extern unsigned int sun4u_build_msi(u32 portid, unsigned int *irq_p,
54 unsigned int msi_devino_start,
55 unsigned int msi_devino_end,
56 unsigned long imap_base,
57 unsigned long iclr_base);
58extern void sun4u_destroy_msi(unsigned int irq);
59
60extern unsigned char irq_alloc(unsigned int dev_handle,
61 unsigned int dev_ino);
62#ifdef CONFIG_PCI_MSI
63extern void irq_free(unsigned int irq);
64#endif
65
66extern void __init init_IRQ(void);
67extern void fixup_irqs(void);
68
69static inline void set_softint(unsigned long bits)
70{
71 __asm__ __volatile__("wr %0, 0x0, %%set_softint"
72 : /* No outputs */
73 : "r" (bits));
74}
75
76static inline void clear_softint(unsigned long bits)
77{
78 __asm__ __volatile__("wr %0, 0x0, %%clear_softint"
79 : /* No outputs */
80 : "r" (bits));
81}
82
83static inline unsigned long get_softint(void)
84{
85 unsigned long retval;
86
87 __asm__ __volatile__("rd %%softint, %0"
88 : "=r" (retval));
89 return retval;
90}
91
92void arch_trigger_all_cpu_backtrace(void);
93#define arch_trigger_all_cpu_backtrace arch_trigger_all_cpu_backtrace
94
95extern void *hardirq_stack[NR_CPUS];
96extern void *softirq_stack[NR_CPUS];
97#define __ARCH_HAS_DO_SOFTIRQ
98#define ARCH_HAS_NMI_WATCHDOG
99
100#define NO_IRQ 0xffffffff
101
102#endif
1/* SPDX-License-Identifier: GPL-2.0 */
2/* irq.h: IRQ registers on the 64-bit Sparc.
3 *
4 * Copyright (C) 1996 David S. Miller (davem@davemloft.net)
5 * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
6 */
7
8#ifndef _SPARC64_IRQ_H
9#define _SPARC64_IRQ_H
10
11#include <linux/linkage.h>
12#include <linux/kernel.h>
13#include <linux/errno.h>
14#include <linux/interrupt.h>
15#include <asm/pil.h>
16#include <asm/ptrace.h>
17
18/* IMAP/ICLR register defines */
19#define IMAP_VALID 0x80000000UL /* IRQ Enabled */
20#define IMAP_TID_UPA 0x7c000000UL /* UPA TargetID */
21#define IMAP_TID_JBUS 0x7c000000UL /* JBUS TargetID */
22#define IMAP_TID_SHIFT 26
23#define IMAP_AID_SAFARI 0x7c000000UL /* Safari AgentID */
24#define IMAP_AID_SHIFT 26
25#define IMAP_NID_SAFARI 0x03e00000UL /* Safari NodeID */
26#define IMAP_NID_SHIFT 21
27#define IMAP_IGN 0x000007c0UL /* IRQ Group Number */
28#define IMAP_INO 0x0000003fUL /* IRQ Number */
29#define IMAP_INR 0x000007ffUL /* Full interrupt number*/
30
31#define ICLR_IDLE 0x00000000UL /* Idle state */
32#define ICLR_TRANSMIT 0x00000001UL /* Transmit state */
33#define ICLR_PENDING 0x00000003UL /* Pending state */
34
35/* The largest number of unique interrupt sources we support.
36 * If this needs to ever be larger than 255, you need to change
37 * the type of ino_bucket->irq as appropriate.
38 *
39 * ino_bucket->irq allocation is made during {sun4v_,}build_irq().
40 */
41#define NR_IRQS (2048)
42
43void irq_install_pre_handler(int irq,
44 void (*func)(unsigned int, void *, void *),
45 void *arg1, void *arg2);
46#define irq_canonicalize(irq) (irq)
47unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap);
48unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino);
49unsigned int sun4v_build_virq(u32 devhandle, unsigned int devino);
50unsigned int sun4v_build_msi(u32 devhandle, unsigned int *irq_p,
51 unsigned int msi_devino_start,
52 unsigned int msi_devino_end);
53void sun4v_destroy_msi(unsigned int irq);
54unsigned int sun4u_build_msi(u32 portid, unsigned int *irq_p,
55 unsigned int msi_devino_start,
56 unsigned int msi_devino_end,
57 unsigned long imap_base,
58 unsigned long iclr_base);
59void sun4u_destroy_msi(unsigned int irq);
60
61unsigned int irq_alloc(unsigned int dev_handle, unsigned int dev_ino);
62void irq_free(unsigned int irq);
63
64void __init init_IRQ(void);
65void fixup_irqs(void);
66
67static inline void set_softint(unsigned long bits)
68{
69 __asm__ __volatile__("wr %0, 0x0, %%set_softint"
70 : /* No outputs */
71 : "r" (bits));
72}
73
74static inline void clear_softint(unsigned long bits)
75{
76 __asm__ __volatile__("wr %0, 0x0, %%clear_softint"
77 : /* No outputs */
78 : "r" (bits));
79}
80
81static inline unsigned long get_softint(void)
82{
83 unsigned long retval;
84
85 __asm__ __volatile__("rd %%softint, %0"
86 : "=r" (retval));
87 return retval;
88}
89
90void arch_trigger_cpumask_backtrace(const struct cpumask *mask,
91 bool exclude_self);
92#define arch_trigger_cpumask_backtrace arch_trigger_cpumask_backtrace
93
94extern void *hardirq_stack[NR_CPUS];
95extern void *softirq_stack[NR_CPUS];
96
97#define NO_IRQ 0xffffffff
98
99#endif