Loading...
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License version 2 as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * Copyright (C) 2009, 2010 ARM Limited
16 *
17 * Author: Will Deacon <will.deacon@arm.com>
18 */
19
20/*
21 * HW_breakpoint: a unified kernel/user-space hardware breakpoint facility,
22 * using the CPU's debug registers.
23 */
24#define pr_fmt(fmt) "hw-breakpoint: " fmt
25
26#include <linux/errno.h>
27#include <linux/hardirq.h>
28#include <linux/perf_event.h>
29#include <linux/hw_breakpoint.h>
30#include <linux/smp.h>
31
32#include <asm/cacheflush.h>
33#include <asm/cputype.h>
34#include <asm/current.h>
35#include <asm/hw_breakpoint.h>
36#include <asm/kdebug.h>
37#include <asm/system.h>
38#include <asm/traps.h>
39
40/* Breakpoint currently in use for each BRP. */
41static DEFINE_PER_CPU(struct perf_event *, bp_on_reg[ARM_MAX_BRP]);
42
43/* Watchpoint currently in use for each WRP. */
44static DEFINE_PER_CPU(struct perf_event *, wp_on_reg[ARM_MAX_WRP]);
45
46/* Number of BRP/WRP registers on this CPU. */
47static int core_num_brps;
48static int core_num_reserved_brps;
49static int core_num_wrps;
50
51/* Debug architecture version. */
52static u8 debug_arch;
53
54/* Maximum supported watchpoint length. */
55static u8 max_watchpoint_len;
56
57#define READ_WB_REG_CASE(OP2, M, VAL) \
58 case ((OP2 << 4) + M): \
59 ARM_DBG_READ(c ## M, OP2, VAL); \
60 break
61
62#define WRITE_WB_REG_CASE(OP2, M, VAL) \
63 case ((OP2 << 4) + M): \
64 ARM_DBG_WRITE(c ## M, OP2, VAL);\
65 break
66
67#define GEN_READ_WB_REG_CASES(OP2, VAL) \
68 READ_WB_REG_CASE(OP2, 0, VAL); \
69 READ_WB_REG_CASE(OP2, 1, VAL); \
70 READ_WB_REG_CASE(OP2, 2, VAL); \
71 READ_WB_REG_CASE(OP2, 3, VAL); \
72 READ_WB_REG_CASE(OP2, 4, VAL); \
73 READ_WB_REG_CASE(OP2, 5, VAL); \
74 READ_WB_REG_CASE(OP2, 6, VAL); \
75 READ_WB_REG_CASE(OP2, 7, VAL); \
76 READ_WB_REG_CASE(OP2, 8, VAL); \
77 READ_WB_REG_CASE(OP2, 9, VAL); \
78 READ_WB_REG_CASE(OP2, 10, VAL); \
79 READ_WB_REG_CASE(OP2, 11, VAL); \
80 READ_WB_REG_CASE(OP2, 12, VAL); \
81 READ_WB_REG_CASE(OP2, 13, VAL); \
82 READ_WB_REG_CASE(OP2, 14, VAL); \
83 READ_WB_REG_CASE(OP2, 15, VAL)
84
85#define GEN_WRITE_WB_REG_CASES(OP2, VAL) \
86 WRITE_WB_REG_CASE(OP2, 0, VAL); \
87 WRITE_WB_REG_CASE(OP2, 1, VAL); \
88 WRITE_WB_REG_CASE(OP2, 2, VAL); \
89 WRITE_WB_REG_CASE(OP2, 3, VAL); \
90 WRITE_WB_REG_CASE(OP2, 4, VAL); \
91 WRITE_WB_REG_CASE(OP2, 5, VAL); \
92 WRITE_WB_REG_CASE(OP2, 6, VAL); \
93 WRITE_WB_REG_CASE(OP2, 7, VAL); \
94 WRITE_WB_REG_CASE(OP2, 8, VAL); \
95 WRITE_WB_REG_CASE(OP2, 9, VAL); \
96 WRITE_WB_REG_CASE(OP2, 10, VAL); \
97 WRITE_WB_REG_CASE(OP2, 11, VAL); \
98 WRITE_WB_REG_CASE(OP2, 12, VAL); \
99 WRITE_WB_REG_CASE(OP2, 13, VAL); \
100 WRITE_WB_REG_CASE(OP2, 14, VAL); \
101 WRITE_WB_REG_CASE(OP2, 15, VAL)
102
103static u32 read_wb_reg(int n)
104{
105 u32 val = 0;
106
107 switch (n) {
108 GEN_READ_WB_REG_CASES(ARM_OP2_BVR, val);
109 GEN_READ_WB_REG_CASES(ARM_OP2_BCR, val);
110 GEN_READ_WB_REG_CASES(ARM_OP2_WVR, val);
111 GEN_READ_WB_REG_CASES(ARM_OP2_WCR, val);
112 default:
113 pr_warning("attempt to read from unknown breakpoint "
114 "register %d\n", n);
115 }
116
117 return val;
118}
119
120static void write_wb_reg(int n, u32 val)
121{
122 switch (n) {
123 GEN_WRITE_WB_REG_CASES(ARM_OP2_BVR, val);
124 GEN_WRITE_WB_REG_CASES(ARM_OP2_BCR, val);
125 GEN_WRITE_WB_REG_CASES(ARM_OP2_WVR, val);
126 GEN_WRITE_WB_REG_CASES(ARM_OP2_WCR, val);
127 default:
128 pr_warning("attempt to write to unknown breakpoint "
129 "register %d\n", n);
130 }
131 isb();
132}
133
134/* Determine debug architecture. */
135static u8 get_debug_arch(void)
136{
137 u32 didr;
138
139 /* Do we implement the extended CPUID interface? */
140 if (WARN_ONCE((((read_cpuid_id() >> 16) & 0xf) != 0xf),
141 "CPUID feature registers not supported. "
142 "Assuming v6 debug is present.\n"))
143 return ARM_DEBUG_ARCH_V6;
144
145 ARM_DBG_READ(c0, 0, didr);
146 return (didr >> 16) & 0xf;
147}
148
149u8 arch_get_debug_arch(void)
150{
151 return debug_arch;
152}
153
154static int debug_arch_supported(void)
155{
156 u8 arch = get_debug_arch();
157 return arch >= ARM_DEBUG_ARCH_V6 && arch <= ARM_DEBUG_ARCH_V7_ECP14;
158}
159
160/* Determine number of BRP register available. */
161static int get_num_brp_resources(void)
162{
163 u32 didr;
164 ARM_DBG_READ(c0, 0, didr);
165 return ((didr >> 24) & 0xf) + 1;
166}
167
168/* Does this core support mismatch breakpoints? */
169static int core_has_mismatch_brps(void)
170{
171 return (get_debug_arch() >= ARM_DEBUG_ARCH_V7_ECP14 &&
172 get_num_brp_resources() > 1);
173}
174
175/* Determine number of usable WRPs available. */
176static int get_num_wrps(void)
177{
178 /*
179 * FIXME: When a watchpoint fires, the only way to work out which
180 * watchpoint it was is by disassembling the faulting instruction
181 * and working out the address of the memory access.
182 *
183 * Furthermore, we can only do this if the watchpoint was precise
184 * since imprecise watchpoints prevent us from calculating register
185 * based addresses.
186 *
187 * Providing we have more than 1 breakpoint register, we only report
188 * a single watchpoint register for the time being. This way, we always
189 * know which watchpoint fired. In the future we can either add a
190 * disassembler and address generation emulator, or we can insert a
191 * check to see if the DFAR is set on watchpoint exception entry
192 * [the ARM ARM states that the DFAR is UNKNOWN, but experience shows
193 * that it is set on some implementations].
194 */
195
196#if 0
197 int wrps;
198 u32 didr;
199 ARM_DBG_READ(c0, 0, didr);
200 wrps = ((didr >> 28) & 0xf) + 1;
201#endif
202 int wrps = 1;
203
204 if (core_has_mismatch_brps() && wrps >= get_num_brp_resources())
205 wrps = get_num_brp_resources() - 1;
206
207 return wrps;
208}
209
210/* We reserve one breakpoint for each watchpoint. */
211static int get_num_reserved_brps(void)
212{
213 if (core_has_mismatch_brps())
214 return get_num_wrps();
215 return 0;
216}
217
218/* Determine number of usable BRPs available. */
219static int get_num_brps(void)
220{
221 int brps = get_num_brp_resources();
222 if (core_has_mismatch_brps())
223 brps -= get_num_reserved_brps();
224 return brps;
225}
226
227/*
228 * In order to access the breakpoint/watchpoint control registers,
229 * we must be running in debug monitor mode. Unfortunately, we can
230 * be put into halting debug mode at any time by an external debugger
231 * but there is nothing we can do to prevent that.
232 */
233static int enable_monitor_mode(void)
234{
235 u32 dscr;
236 int ret = 0;
237
238 ARM_DBG_READ(c1, 0, dscr);
239
240 /* Ensure that halting mode is disabled. */
241 if (WARN_ONCE(dscr & ARM_DSCR_HDBGEN,
242 "halting debug mode enabled. Unable to access hardware resources.\n")) {
243 ret = -EPERM;
244 goto out;
245 }
246
247 /* If monitor mode is already enabled, just return. */
248 if (dscr & ARM_DSCR_MDBGEN)
249 goto out;
250
251 /* Write to the corresponding DSCR. */
252 switch (get_debug_arch()) {
253 case ARM_DEBUG_ARCH_V6:
254 case ARM_DEBUG_ARCH_V6_1:
255 ARM_DBG_WRITE(c1, 0, (dscr | ARM_DSCR_MDBGEN));
256 break;
257 case ARM_DEBUG_ARCH_V7_ECP14:
258 ARM_DBG_WRITE(c2, 2, (dscr | ARM_DSCR_MDBGEN));
259 break;
260 default:
261 ret = -ENODEV;
262 goto out;
263 }
264
265 /* Check that the write made it through. */
266 ARM_DBG_READ(c1, 0, dscr);
267 if (!(dscr & ARM_DSCR_MDBGEN))
268 ret = -EPERM;
269
270out:
271 return ret;
272}
273
274int hw_breakpoint_slots(int type)
275{
276 if (!debug_arch_supported())
277 return 0;
278
279 /*
280 * We can be called early, so don't rely on
281 * our static variables being initialised.
282 */
283 switch (type) {
284 case TYPE_INST:
285 return get_num_brps();
286 case TYPE_DATA:
287 return get_num_wrps();
288 default:
289 pr_warning("unknown slot type: %d\n", type);
290 return 0;
291 }
292}
293
294/*
295 * Check if 8-bit byte-address select is available.
296 * This clobbers WRP 0.
297 */
298static u8 get_max_wp_len(void)
299{
300 u32 ctrl_reg;
301 struct arch_hw_breakpoint_ctrl ctrl;
302 u8 size = 4;
303
304 if (debug_arch < ARM_DEBUG_ARCH_V7_ECP14)
305 goto out;
306
307 memset(&ctrl, 0, sizeof(ctrl));
308 ctrl.len = ARM_BREAKPOINT_LEN_8;
309 ctrl_reg = encode_ctrl_reg(ctrl);
310
311 write_wb_reg(ARM_BASE_WVR, 0);
312 write_wb_reg(ARM_BASE_WCR, ctrl_reg);
313 if ((read_wb_reg(ARM_BASE_WCR) & ctrl_reg) == ctrl_reg)
314 size = 8;
315
316out:
317 return size;
318}
319
320u8 arch_get_max_wp_len(void)
321{
322 return max_watchpoint_len;
323}
324
325/*
326 * Install a perf counter breakpoint.
327 */
328int arch_install_hw_breakpoint(struct perf_event *bp)
329{
330 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
331 struct perf_event **slot, **slots;
332 int i, max_slots, ctrl_base, val_base, ret = 0;
333 u32 addr, ctrl;
334
335 /* Ensure that we are in monitor mode and halting mode is disabled. */
336 ret = enable_monitor_mode();
337 if (ret)
338 goto out;
339
340 addr = info->address;
341 ctrl = encode_ctrl_reg(info->ctrl) | 0x1;
342
343 if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) {
344 /* Breakpoint */
345 ctrl_base = ARM_BASE_BCR;
346 val_base = ARM_BASE_BVR;
347 slots = (struct perf_event **)__get_cpu_var(bp_on_reg);
348 max_slots = core_num_brps;
349 if (info->step_ctrl.enabled) {
350 /* Override the breakpoint data with the step data. */
351 addr = info->trigger & ~0x3;
352 ctrl = encode_ctrl_reg(info->step_ctrl);
353 }
354 } else {
355 /* Watchpoint */
356 if (info->step_ctrl.enabled) {
357 /* Install into the reserved breakpoint region. */
358 ctrl_base = ARM_BASE_BCR + core_num_brps;
359 val_base = ARM_BASE_BVR + core_num_brps;
360 /* Override the watchpoint data with the step data. */
361 addr = info->trigger & ~0x3;
362 ctrl = encode_ctrl_reg(info->step_ctrl);
363 } else {
364 ctrl_base = ARM_BASE_WCR;
365 val_base = ARM_BASE_WVR;
366 }
367 slots = (struct perf_event **)__get_cpu_var(wp_on_reg);
368 max_slots = core_num_wrps;
369 }
370
371 for (i = 0; i < max_slots; ++i) {
372 slot = &slots[i];
373
374 if (!*slot) {
375 *slot = bp;
376 break;
377 }
378 }
379
380 if (WARN_ONCE(i == max_slots, "Can't find any breakpoint slot\n")) {
381 ret = -EBUSY;
382 goto out;
383 }
384
385 /* Setup the address register. */
386 write_wb_reg(val_base + i, addr);
387
388 /* Setup the control register. */
389 write_wb_reg(ctrl_base + i, ctrl);
390
391out:
392 return ret;
393}
394
395void arch_uninstall_hw_breakpoint(struct perf_event *bp)
396{
397 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
398 struct perf_event **slot, **slots;
399 int i, max_slots, base;
400
401 if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) {
402 /* Breakpoint */
403 base = ARM_BASE_BCR;
404 slots = (struct perf_event **)__get_cpu_var(bp_on_reg);
405 max_slots = core_num_brps;
406 } else {
407 /* Watchpoint */
408 if (info->step_ctrl.enabled)
409 base = ARM_BASE_BCR + core_num_brps;
410 else
411 base = ARM_BASE_WCR;
412 slots = (struct perf_event **)__get_cpu_var(wp_on_reg);
413 max_slots = core_num_wrps;
414 }
415
416 /* Remove the breakpoint. */
417 for (i = 0; i < max_slots; ++i) {
418 slot = &slots[i];
419
420 if (*slot == bp) {
421 *slot = NULL;
422 break;
423 }
424 }
425
426 if (WARN_ONCE(i == max_slots, "Can't find any breakpoint slot\n"))
427 return;
428
429 /* Reset the control register. */
430 write_wb_reg(base + i, 0);
431}
432
433static int get_hbp_len(u8 hbp_len)
434{
435 unsigned int len_in_bytes = 0;
436
437 switch (hbp_len) {
438 case ARM_BREAKPOINT_LEN_1:
439 len_in_bytes = 1;
440 break;
441 case ARM_BREAKPOINT_LEN_2:
442 len_in_bytes = 2;
443 break;
444 case ARM_BREAKPOINT_LEN_4:
445 len_in_bytes = 4;
446 break;
447 case ARM_BREAKPOINT_LEN_8:
448 len_in_bytes = 8;
449 break;
450 }
451
452 return len_in_bytes;
453}
454
455/*
456 * Check whether bp virtual address is in kernel space.
457 */
458int arch_check_bp_in_kernelspace(struct perf_event *bp)
459{
460 unsigned int len;
461 unsigned long va;
462 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
463
464 va = info->address;
465 len = get_hbp_len(info->ctrl.len);
466
467 return (va >= TASK_SIZE) && ((va + len - 1) >= TASK_SIZE);
468}
469
470/*
471 * Extract generic type and length encodings from an arch_hw_breakpoint_ctrl.
472 * Hopefully this will disappear when ptrace can bypass the conversion
473 * to generic breakpoint descriptions.
474 */
475int arch_bp_generic_fields(struct arch_hw_breakpoint_ctrl ctrl,
476 int *gen_len, int *gen_type)
477{
478 /* Type */
479 switch (ctrl.type) {
480 case ARM_BREAKPOINT_EXECUTE:
481 *gen_type = HW_BREAKPOINT_X;
482 break;
483 case ARM_BREAKPOINT_LOAD:
484 *gen_type = HW_BREAKPOINT_R;
485 break;
486 case ARM_BREAKPOINT_STORE:
487 *gen_type = HW_BREAKPOINT_W;
488 break;
489 case ARM_BREAKPOINT_LOAD | ARM_BREAKPOINT_STORE:
490 *gen_type = HW_BREAKPOINT_RW;
491 break;
492 default:
493 return -EINVAL;
494 }
495
496 /* Len */
497 switch (ctrl.len) {
498 case ARM_BREAKPOINT_LEN_1:
499 *gen_len = HW_BREAKPOINT_LEN_1;
500 break;
501 case ARM_BREAKPOINT_LEN_2:
502 *gen_len = HW_BREAKPOINT_LEN_2;
503 break;
504 case ARM_BREAKPOINT_LEN_4:
505 *gen_len = HW_BREAKPOINT_LEN_4;
506 break;
507 case ARM_BREAKPOINT_LEN_8:
508 *gen_len = HW_BREAKPOINT_LEN_8;
509 break;
510 default:
511 return -EINVAL;
512 }
513
514 return 0;
515}
516
517/*
518 * Construct an arch_hw_breakpoint from a perf_event.
519 */
520static int arch_build_bp_info(struct perf_event *bp)
521{
522 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
523
524 /* Type */
525 switch (bp->attr.bp_type) {
526 case HW_BREAKPOINT_X:
527 info->ctrl.type = ARM_BREAKPOINT_EXECUTE;
528 break;
529 case HW_BREAKPOINT_R:
530 info->ctrl.type = ARM_BREAKPOINT_LOAD;
531 break;
532 case HW_BREAKPOINT_W:
533 info->ctrl.type = ARM_BREAKPOINT_STORE;
534 break;
535 case HW_BREAKPOINT_RW:
536 info->ctrl.type = ARM_BREAKPOINT_LOAD | ARM_BREAKPOINT_STORE;
537 break;
538 default:
539 return -EINVAL;
540 }
541
542 /* Len */
543 switch (bp->attr.bp_len) {
544 case HW_BREAKPOINT_LEN_1:
545 info->ctrl.len = ARM_BREAKPOINT_LEN_1;
546 break;
547 case HW_BREAKPOINT_LEN_2:
548 info->ctrl.len = ARM_BREAKPOINT_LEN_2;
549 break;
550 case HW_BREAKPOINT_LEN_4:
551 info->ctrl.len = ARM_BREAKPOINT_LEN_4;
552 break;
553 case HW_BREAKPOINT_LEN_8:
554 info->ctrl.len = ARM_BREAKPOINT_LEN_8;
555 if ((info->ctrl.type != ARM_BREAKPOINT_EXECUTE)
556 && max_watchpoint_len >= 8)
557 break;
558 default:
559 return -EINVAL;
560 }
561
562 /*
563 * Breakpoints must be of length 2 (thumb) or 4 (ARM) bytes.
564 * Watchpoints can be of length 1, 2, 4 or 8 bytes if supported
565 * by the hardware and must be aligned to the appropriate number of
566 * bytes.
567 */
568 if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE &&
569 info->ctrl.len != ARM_BREAKPOINT_LEN_2 &&
570 info->ctrl.len != ARM_BREAKPOINT_LEN_4)
571 return -EINVAL;
572
573 /* Address */
574 info->address = bp->attr.bp_addr;
575
576 /* Privilege */
577 info->ctrl.privilege = ARM_BREAKPOINT_USER;
578 if (arch_check_bp_in_kernelspace(bp))
579 info->ctrl.privilege |= ARM_BREAKPOINT_PRIV;
580
581 /* Enabled? */
582 info->ctrl.enabled = !bp->attr.disabled;
583
584 /* Mismatch */
585 info->ctrl.mismatch = 0;
586
587 return 0;
588}
589
590/*
591 * Validate the arch-specific HW Breakpoint register settings.
592 */
593int arch_validate_hwbkpt_settings(struct perf_event *bp)
594{
595 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
596 int ret = 0;
597 u32 offset, alignment_mask = 0x3;
598
599 /* Build the arch_hw_breakpoint. */
600 ret = arch_build_bp_info(bp);
601 if (ret)
602 goto out;
603
604 /* Check address alignment. */
605 if (info->ctrl.len == ARM_BREAKPOINT_LEN_8)
606 alignment_mask = 0x7;
607 offset = info->address & alignment_mask;
608 switch (offset) {
609 case 0:
610 /* Aligned */
611 break;
612 case 1:
613 /* Allow single byte watchpoint. */
614 if (info->ctrl.len == ARM_BREAKPOINT_LEN_1)
615 break;
616 case 2:
617 /* Allow halfword watchpoints and breakpoints. */
618 if (info->ctrl.len == ARM_BREAKPOINT_LEN_2)
619 break;
620 default:
621 ret = -EINVAL;
622 goto out;
623 }
624
625 info->address &= ~alignment_mask;
626 info->ctrl.len <<= offset;
627
628 /*
629 * Currently we rely on an overflow handler to take
630 * care of single-stepping the breakpoint when it fires.
631 * In the case of userspace breakpoints on a core with V7 debug,
632 * we can use the mismatch feature as a poor-man's hardware
633 * single-step, but this only works for per-task breakpoints.
634 */
635 if (WARN_ONCE(!bp->overflow_handler &&
636 (arch_check_bp_in_kernelspace(bp) || !core_has_mismatch_brps()
637 || !bp->hw.bp_target),
638 "overflow handler required but none found\n")) {
639 ret = -EINVAL;
640 }
641out:
642 return ret;
643}
644
645/*
646 * Enable/disable single-stepping over the breakpoint bp at address addr.
647 */
648static void enable_single_step(struct perf_event *bp, u32 addr)
649{
650 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
651
652 arch_uninstall_hw_breakpoint(bp);
653 info->step_ctrl.mismatch = 1;
654 info->step_ctrl.len = ARM_BREAKPOINT_LEN_4;
655 info->step_ctrl.type = ARM_BREAKPOINT_EXECUTE;
656 info->step_ctrl.privilege = info->ctrl.privilege;
657 info->step_ctrl.enabled = 1;
658 info->trigger = addr;
659 arch_install_hw_breakpoint(bp);
660}
661
662static void disable_single_step(struct perf_event *bp)
663{
664 arch_uninstall_hw_breakpoint(bp);
665 counter_arch_bp(bp)->step_ctrl.enabled = 0;
666 arch_install_hw_breakpoint(bp);
667}
668
669static void watchpoint_handler(unsigned long unknown, struct pt_regs *regs)
670{
671 int i;
672 struct perf_event *wp, **slots;
673 struct arch_hw_breakpoint *info;
674
675 slots = (struct perf_event **)__get_cpu_var(wp_on_reg);
676
677 /* Without a disassembler, we can only handle 1 watchpoint. */
678 BUG_ON(core_num_wrps > 1);
679
680 for (i = 0; i < core_num_wrps; ++i) {
681 rcu_read_lock();
682
683 wp = slots[i];
684
685 if (wp == NULL) {
686 rcu_read_unlock();
687 continue;
688 }
689
690 /*
691 * The DFAR is an unknown value. Since we only allow a
692 * single watchpoint, we can set the trigger to the lowest
693 * possible faulting address.
694 */
695 info = counter_arch_bp(wp);
696 info->trigger = wp->attr.bp_addr;
697 pr_debug("watchpoint fired: address = 0x%x\n", info->trigger);
698 perf_bp_event(wp, regs);
699
700 /*
701 * If no overflow handler is present, insert a temporary
702 * mismatch breakpoint so we can single-step over the
703 * watchpoint trigger.
704 */
705 if (!wp->overflow_handler)
706 enable_single_step(wp, instruction_pointer(regs));
707
708 rcu_read_unlock();
709 }
710}
711
712static void watchpoint_single_step_handler(unsigned long pc)
713{
714 int i;
715 struct perf_event *wp, **slots;
716 struct arch_hw_breakpoint *info;
717
718 slots = (struct perf_event **)__get_cpu_var(wp_on_reg);
719
720 for (i = 0; i < core_num_reserved_brps; ++i) {
721 rcu_read_lock();
722
723 wp = slots[i];
724
725 if (wp == NULL)
726 goto unlock;
727
728 info = counter_arch_bp(wp);
729 if (!info->step_ctrl.enabled)
730 goto unlock;
731
732 /*
733 * Restore the original watchpoint if we've completed the
734 * single-step.
735 */
736 if (info->trigger != pc)
737 disable_single_step(wp);
738
739unlock:
740 rcu_read_unlock();
741 }
742}
743
744static void breakpoint_handler(unsigned long unknown, struct pt_regs *regs)
745{
746 int i;
747 u32 ctrl_reg, val, addr;
748 struct perf_event *bp, **slots;
749 struct arch_hw_breakpoint *info;
750 struct arch_hw_breakpoint_ctrl ctrl;
751
752 slots = (struct perf_event **)__get_cpu_var(bp_on_reg);
753
754 /* The exception entry code places the amended lr in the PC. */
755 addr = regs->ARM_pc;
756
757 /* Check the currently installed breakpoints first. */
758 for (i = 0; i < core_num_brps; ++i) {
759 rcu_read_lock();
760
761 bp = slots[i];
762
763 if (bp == NULL)
764 goto unlock;
765
766 info = counter_arch_bp(bp);
767
768 /* Check if the breakpoint value matches. */
769 val = read_wb_reg(ARM_BASE_BVR + i);
770 if (val != (addr & ~0x3))
771 goto mismatch;
772
773 /* Possible match, check the byte address select to confirm. */
774 ctrl_reg = read_wb_reg(ARM_BASE_BCR + i);
775 decode_ctrl_reg(ctrl_reg, &ctrl);
776 if ((1 << (addr & 0x3)) & ctrl.len) {
777 info->trigger = addr;
778 pr_debug("breakpoint fired: address = 0x%x\n", addr);
779 perf_bp_event(bp, regs);
780 if (!bp->overflow_handler)
781 enable_single_step(bp, addr);
782 goto unlock;
783 }
784
785mismatch:
786 /* If we're stepping a breakpoint, it can now be restored. */
787 if (info->step_ctrl.enabled)
788 disable_single_step(bp);
789unlock:
790 rcu_read_unlock();
791 }
792
793 /* Handle any pending watchpoint single-step breakpoints. */
794 watchpoint_single_step_handler(addr);
795}
796
797/*
798 * Called from either the Data Abort Handler [watchpoint] or the
799 * Prefetch Abort Handler [breakpoint] with interrupts disabled.
800 */
801static int hw_breakpoint_pending(unsigned long addr, unsigned int fsr,
802 struct pt_regs *regs)
803{
804 int ret = 0;
805 u32 dscr;
806
807 preempt_disable();
808
809 if (interrupts_enabled(regs))
810 local_irq_enable();
811
812 /* We only handle watchpoints and hardware breakpoints. */
813 ARM_DBG_READ(c1, 0, dscr);
814
815 /* Perform perf callbacks. */
816 switch (ARM_DSCR_MOE(dscr)) {
817 case ARM_ENTRY_BREAKPOINT:
818 breakpoint_handler(addr, regs);
819 break;
820 case ARM_ENTRY_ASYNC_WATCHPOINT:
821 WARN(1, "Asynchronous watchpoint exception taken. Debugging results may be unreliable\n");
822 case ARM_ENTRY_SYNC_WATCHPOINT:
823 watchpoint_handler(addr, regs);
824 break;
825 default:
826 ret = 1; /* Unhandled fault. */
827 }
828
829 preempt_enable();
830
831 return ret;
832}
833
834/*
835 * One-time initialisation.
836 */
837static void reset_ctrl_regs(void *info)
838{
839 int i, cpu = smp_processor_id();
840 u32 dbg_power;
841 cpumask_t *cpumask = info;
842
843 /*
844 * v7 debug contains save and restore registers so that debug state
845 * can be maintained across low-power modes without leaving the debug
846 * logic powered up. It is IMPLEMENTATION DEFINED whether we can access
847 * the debug registers out of reset, so we must unlock the OS Lock
848 * Access Register to avoid taking undefined instruction exceptions
849 * later on.
850 */
851 if (debug_arch >= ARM_DEBUG_ARCH_V7_ECP14) {
852 /*
853 * Ensure sticky power-down is clear (i.e. debug logic is
854 * powered up).
855 */
856 asm volatile("mrc p14, 0, %0, c1, c5, 4" : "=r" (dbg_power));
857 if ((dbg_power & 0x1) == 0) {
858 pr_warning("CPU %d debug is powered down!\n", cpu);
859 cpumask_or(cpumask, cpumask, cpumask_of(cpu));
860 return;
861 }
862
863 /*
864 * Unconditionally clear the lock by writing a value
865 * other than 0xC5ACCE55 to the access register.
866 */
867 asm volatile("mcr p14, 0, %0, c1, c0, 4" : : "r" (0));
868 isb();
869
870 /*
871 * Clear any configured vector-catch events before
872 * enabling monitor mode.
873 */
874 asm volatile("mcr p14, 0, %0, c0, c7, 0" : : "r" (0));
875 isb();
876 }
877
878 if (enable_monitor_mode())
879 return;
880
881 /* We must also reset any reserved registers. */
882 for (i = 0; i < core_num_brps + core_num_reserved_brps; ++i) {
883 write_wb_reg(ARM_BASE_BCR + i, 0UL);
884 write_wb_reg(ARM_BASE_BVR + i, 0UL);
885 }
886
887 for (i = 0; i < core_num_wrps; ++i) {
888 write_wb_reg(ARM_BASE_WCR + i, 0UL);
889 write_wb_reg(ARM_BASE_WVR + i, 0UL);
890 }
891}
892
893static int __cpuinit dbg_reset_notify(struct notifier_block *self,
894 unsigned long action, void *cpu)
895{
896 if (action == CPU_ONLINE)
897 smp_call_function_single((int)cpu, reset_ctrl_regs, NULL, 1);
898 return NOTIFY_OK;
899}
900
901static struct notifier_block __cpuinitdata dbg_reset_nb = {
902 .notifier_call = dbg_reset_notify,
903};
904
905static int __init arch_hw_breakpoint_init(void)
906{
907 u32 dscr;
908 cpumask_t cpumask = { CPU_BITS_NONE };
909
910 debug_arch = get_debug_arch();
911
912 if (!debug_arch_supported()) {
913 pr_info("debug architecture 0x%x unsupported.\n", debug_arch);
914 return 0;
915 }
916
917 /* Determine how many BRPs/WRPs are available. */
918 core_num_brps = get_num_brps();
919 core_num_reserved_brps = get_num_reserved_brps();
920 core_num_wrps = get_num_wrps();
921
922 pr_info("found %d breakpoint and %d watchpoint registers.\n",
923 core_num_brps + core_num_reserved_brps, core_num_wrps);
924
925 if (core_num_reserved_brps)
926 pr_info("%d breakpoint(s) reserved for watchpoint "
927 "single-step.\n", core_num_reserved_brps);
928
929 /*
930 * Reset the breakpoint resources. We assume that a halting
931 * debugger will leave the world in a nice state for us.
932 */
933 on_each_cpu(reset_ctrl_regs, &cpumask, 1);
934 if (!cpumask_empty(&cpumask)) {
935 core_num_brps = 0;
936 core_num_reserved_brps = 0;
937 core_num_wrps = 0;
938 return 0;
939 }
940
941 ARM_DBG_READ(c1, 0, dscr);
942 if (dscr & ARM_DSCR_HDBGEN) {
943 max_watchpoint_len = 4;
944 pr_warning("halting debug mode enabled. Assuming maximum watchpoint size of %u bytes.\n",
945 max_watchpoint_len);
946 } else {
947 /* Work out the maximum supported watchpoint length. */
948 max_watchpoint_len = get_max_wp_len();
949 pr_info("maximum watchpoint size is %u bytes.\n",
950 max_watchpoint_len);
951 }
952
953 /* Register debug fault handler. */
954 hook_fault_code(2, hw_breakpoint_pending, SIGTRAP, TRAP_HWBKPT,
955 "watchpoint debug exception");
956 hook_ifault_code(2, hw_breakpoint_pending, SIGTRAP, TRAP_HWBKPT,
957 "breakpoint debug exception");
958
959 /* Register hotplug notifier. */
960 register_cpu_notifier(&dbg_reset_nb);
961 return 0;
962}
963arch_initcall(arch_hw_breakpoint_init);
964
965void hw_breakpoint_pmu_read(struct perf_event *bp)
966{
967}
968
969/*
970 * Dummy function to register with die_notifier.
971 */
972int hw_breakpoint_exceptions_notify(struct notifier_block *unused,
973 unsigned long val, void *data)
974{
975 return NOTIFY_DONE;
976}
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 *
4 * Copyright (C) 2009, 2010 ARM Limited
5 *
6 * Author: Will Deacon <will.deacon@arm.com>
7 */
8
9/*
10 * HW_breakpoint: a unified kernel/user-space hardware breakpoint facility,
11 * using the CPU's debug registers.
12 */
13#define pr_fmt(fmt) "hw-breakpoint: " fmt
14
15#include <linux/errno.h>
16#include <linux/hardirq.h>
17#include <linux/perf_event.h>
18#include <linux/hw_breakpoint.h>
19#include <linux/smp.h>
20#include <linux/cpu_pm.h>
21#include <linux/coresight.h>
22
23#include <asm/cacheflush.h>
24#include <asm/cputype.h>
25#include <asm/current.h>
26#include <asm/hw_breakpoint.h>
27#include <asm/traps.h>
28
29/* Breakpoint currently in use for each BRP. */
30static DEFINE_PER_CPU(struct perf_event *, bp_on_reg[ARM_MAX_BRP]);
31
32/* Watchpoint currently in use for each WRP. */
33static DEFINE_PER_CPU(struct perf_event *, wp_on_reg[ARM_MAX_WRP]);
34
35/* Number of BRP/WRP registers on this CPU. */
36static int core_num_brps __ro_after_init;
37static int core_num_wrps __ro_after_init;
38
39/* Debug architecture version. */
40static u8 debug_arch __ro_after_init;
41
42/* Does debug architecture support OS Save and Restore? */
43static bool has_ossr __ro_after_init;
44
45/* Maximum supported watchpoint length. */
46static u8 max_watchpoint_len __ro_after_init;
47
48#define READ_WB_REG_CASE(OP2, M, VAL) \
49 case ((OP2 << 4) + M): \
50 ARM_DBG_READ(c0, c ## M, OP2, VAL); \
51 break
52
53#define WRITE_WB_REG_CASE(OP2, M, VAL) \
54 case ((OP2 << 4) + M): \
55 ARM_DBG_WRITE(c0, c ## M, OP2, VAL); \
56 break
57
58#define GEN_READ_WB_REG_CASES(OP2, VAL) \
59 READ_WB_REG_CASE(OP2, 0, VAL); \
60 READ_WB_REG_CASE(OP2, 1, VAL); \
61 READ_WB_REG_CASE(OP2, 2, VAL); \
62 READ_WB_REG_CASE(OP2, 3, VAL); \
63 READ_WB_REG_CASE(OP2, 4, VAL); \
64 READ_WB_REG_CASE(OP2, 5, VAL); \
65 READ_WB_REG_CASE(OP2, 6, VAL); \
66 READ_WB_REG_CASE(OP2, 7, VAL); \
67 READ_WB_REG_CASE(OP2, 8, VAL); \
68 READ_WB_REG_CASE(OP2, 9, VAL); \
69 READ_WB_REG_CASE(OP2, 10, VAL); \
70 READ_WB_REG_CASE(OP2, 11, VAL); \
71 READ_WB_REG_CASE(OP2, 12, VAL); \
72 READ_WB_REG_CASE(OP2, 13, VAL); \
73 READ_WB_REG_CASE(OP2, 14, VAL); \
74 READ_WB_REG_CASE(OP2, 15, VAL)
75
76#define GEN_WRITE_WB_REG_CASES(OP2, VAL) \
77 WRITE_WB_REG_CASE(OP2, 0, VAL); \
78 WRITE_WB_REG_CASE(OP2, 1, VAL); \
79 WRITE_WB_REG_CASE(OP2, 2, VAL); \
80 WRITE_WB_REG_CASE(OP2, 3, VAL); \
81 WRITE_WB_REG_CASE(OP2, 4, VAL); \
82 WRITE_WB_REG_CASE(OP2, 5, VAL); \
83 WRITE_WB_REG_CASE(OP2, 6, VAL); \
84 WRITE_WB_REG_CASE(OP2, 7, VAL); \
85 WRITE_WB_REG_CASE(OP2, 8, VAL); \
86 WRITE_WB_REG_CASE(OP2, 9, VAL); \
87 WRITE_WB_REG_CASE(OP2, 10, VAL); \
88 WRITE_WB_REG_CASE(OP2, 11, VAL); \
89 WRITE_WB_REG_CASE(OP2, 12, VAL); \
90 WRITE_WB_REG_CASE(OP2, 13, VAL); \
91 WRITE_WB_REG_CASE(OP2, 14, VAL); \
92 WRITE_WB_REG_CASE(OP2, 15, VAL)
93
94static u32 read_wb_reg(int n)
95{
96 u32 val = 0;
97
98 switch (n) {
99 GEN_READ_WB_REG_CASES(ARM_OP2_BVR, val);
100 GEN_READ_WB_REG_CASES(ARM_OP2_BCR, val);
101 GEN_READ_WB_REG_CASES(ARM_OP2_WVR, val);
102 GEN_READ_WB_REG_CASES(ARM_OP2_WCR, val);
103 default:
104 pr_warn("attempt to read from unknown breakpoint register %d\n",
105 n);
106 }
107
108 return val;
109}
110
111static void write_wb_reg(int n, u32 val)
112{
113 switch (n) {
114 GEN_WRITE_WB_REG_CASES(ARM_OP2_BVR, val);
115 GEN_WRITE_WB_REG_CASES(ARM_OP2_BCR, val);
116 GEN_WRITE_WB_REG_CASES(ARM_OP2_WVR, val);
117 GEN_WRITE_WB_REG_CASES(ARM_OP2_WCR, val);
118 default:
119 pr_warn("attempt to write to unknown breakpoint register %d\n",
120 n);
121 }
122 isb();
123}
124
125/* Determine debug architecture. */
126static u8 get_debug_arch(void)
127{
128 u32 didr;
129
130 /* Do we implement the extended CPUID interface? */
131 if (((read_cpuid_id() >> 16) & 0xf) != 0xf) {
132 pr_warn_once("CPUID feature registers not supported. "
133 "Assuming v6 debug is present.\n");
134 return ARM_DEBUG_ARCH_V6;
135 }
136
137 ARM_DBG_READ(c0, c0, 0, didr);
138 return (didr >> 16) & 0xf;
139}
140
141u8 arch_get_debug_arch(void)
142{
143 return debug_arch;
144}
145
146static int debug_arch_supported(void)
147{
148 u8 arch = get_debug_arch();
149
150 /* We don't support the memory-mapped interface. */
151 return (arch >= ARM_DEBUG_ARCH_V6 && arch <= ARM_DEBUG_ARCH_V7_ECP14) ||
152 arch >= ARM_DEBUG_ARCH_V7_1;
153}
154
155/* Can we determine the watchpoint access type from the fsr? */
156static int debug_exception_updates_fsr(void)
157{
158 return get_debug_arch() >= ARM_DEBUG_ARCH_V8;
159}
160
161/* Determine number of WRP registers available. */
162static int get_num_wrp_resources(void)
163{
164 u32 didr;
165 ARM_DBG_READ(c0, c0, 0, didr);
166 return ((didr >> 28) & 0xf) + 1;
167}
168
169/* Determine number of BRP registers available. */
170static int get_num_brp_resources(void)
171{
172 u32 didr;
173 ARM_DBG_READ(c0, c0, 0, didr);
174 return ((didr >> 24) & 0xf) + 1;
175}
176
177/* Does this core support mismatch breakpoints? */
178static int core_has_mismatch_brps(void)
179{
180 return (get_debug_arch() >= ARM_DEBUG_ARCH_V7_ECP14 &&
181 get_num_brp_resources() > 1);
182}
183
184/* Determine number of usable WRPs available. */
185static int get_num_wrps(void)
186{
187 /*
188 * On debug architectures prior to 7.1, when a watchpoint fires, the
189 * only way to work out which watchpoint it was is by disassembling
190 * the faulting instruction and working out the address of the memory
191 * access.
192 *
193 * Furthermore, we can only do this if the watchpoint was precise
194 * since imprecise watchpoints prevent us from calculating register
195 * based addresses.
196 *
197 * Providing we have more than 1 breakpoint register, we only report
198 * a single watchpoint register for the time being. This way, we always
199 * know which watchpoint fired. In the future we can either add a
200 * disassembler and address generation emulator, or we can insert a
201 * check to see if the DFAR is set on watchpoint exception entry
202 * [the ARM ARM states that the DFAR is UNKNOWN, but experience shows
203 * that it is set on some implementations].
204 */
205 if (get_debug_arch() < ARM_DEBUG_ARCH_V7_1)
206 return 1;
207
208 return get_num_wrp_resources();
209}
210
211/* Determine number of usable BRPs available. */
212static int get_num_brps(void)
213{
214 int brps = get_num_brp_resources();
215 return core_has_mismatch_brps() ? brps - 1 : brps;
216}
217
218/*
219 * In order to access the breakpoint/watchpoint control registers,
220 * we must be running in debug monitor mode. Unfortunately, we can
221 * be put into halting debug mode at any time by an external debugger
222 * but there is nothing we can do to prevent that.
223 */
224static int monitor_mode_enabled(void)
225{
226 u32 dscr;
227 ARM_DBG_READ(c0, c1, 0, dscr);
228 return !!(dscr & ARM_DSCR_MDBGEN);
229}
230
231static int enable_monitor_mode(void)
232{
233 u32 dscr;
234 ARM_DBG_READ(c0, c1, 0, dscr);
235
236 /* If monitor mode is already enabled, just return. */
237 if (dscr & ARM_DSCR_MDBGEN)
238 goto out;
239
240 /* Write to the corresponding DSCR. */
241 switch (get_debug_arch()) {
242 case ARM_DEBUG_ARCH_V6:
243 case ARM_DEBUG_ARCH_V6_1:
244 ARM_DBG_WRITE(c0, c1, 0, (dscr | ARM_DSCR_MDBGEN));
245 break;
246 case ARM_DEBUG_ARCH_V7_ECP14:
247 case ARM_DEBUG_ARCH_V7_1:
248 case ARM_DEBUG_ARCH_V8:
249 case ARM_DEBUG_ARCH_V8_1:
250 case ARM_DEBUG_ARCH_V8_2:
251 case ARM_DEBUG_ARCH_V8_4:
252 ARM_DBG_WRITE(c0, c2, 2, (dscr | ARM_DSCR_MDBGEN));
253 isb();
254 break;
255 default:
256 return -ENODEV;
257 }
258
259 /* Check that the write made it through. */
260 ARM_DBG_READ(c0, c1, 0, dscr);
261 if (!(dscr & ARM_DSCR_MDBGEN)) {
262 pr_warn_once("Failed to enable monitor mode on CPU %d.\n",
263 smp_processor_id());
264 return -EPERM;
265 }
266
267out:
268 return 0;
269}
270
271int hw_breakpoint_slots(int type)
272{
273 if (!debug_arch_supported())
274 return 0;
275
276 /*
277 * We can be called early, so don't rely on
278 * our static variables being initialised.
279 */
280 switch (type) {
281 case TYPE_INST:
282 return get_num_brps();
283 case TYPE_DATA:
284 return get_num_wrps();
285 default:
286 pr_warn("unknown slot type: %d\n", type);
287 return 0;
288 }
289}
290
291/*
292 * Check if 8-bit byte-address select is available.
293 * This clobbers WRP 0.
294 */
295static u8 get_max_wp_len(void)
296{
297 u32 ctrl_reg;
298 struct arch_hw_breakpoint_ctrl ctrl;
299 u8 size = 4;
300
301 if (debug_arch < ARM_DEBUG_ARCH_V7_ECP14)
302 goto out;
303
304 memset(&ctrl, 0, sizeof(ctrl));
305 ctrl.len = ARM_BREAKPOINT_LEN_8;
306 ctrl_reg = encode_ctrl_reg(ctrl);
307
308 write_wb_reg(ARM_BASE_WVR, 0);
309 write_wb_reg(ARM_BASE_WCR, ctrl_reg);
310 if ((read_wb_reg(ARM_BASE_WCR) & ctrl_reg) == ctrl_reg)
311 size = 8;
312
313out:
314 return size;
315}
316
317u8 arch_get_max_wp_len(void)
318{
319 return max_watchpoint_len;
320}
321
322/*
323 * Install a perf counter breakpoint.
324 */
325int arch_install_hw_breakpoint(struct perf_event *bp)
326{
327 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
328 struct perf_event **slot, **slots;
329 int i, max_slots, ctrl_base, val_base;
330 u32 addr, ctrl;
331
332 addr = info->address;
333 ctrl = encode_ctrl_reg(info->ctrl) | 0x1;
334
335 if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) {
336 /* Breakpoint */
337 ctrl_base = ARM_BASE_BCR;
338 val_base = ARM_BASE_BVR;
339 slots = this_cpu_ptr(bp_on_reg);
340 max_slots = core_num_brps;
341 } else {
342 /* Watchpoint */
343 ctrl_base = ARM_BASE_WCR;
344 val_base = ARM_BASE_WVR;
345 slots = this_cpu_ptr(wp_on_reg);
346 max_slots = core_num_wrps;
347 }
348
349 for (i = 0; i < max_slots; ++i) {
350 slot = &slots[i];
351
352 if (!*slot) {
353 *slot = bp;
354 break;
355 }
356 }
357
358 if (i == max_slots) {
359 pr_warn("Can't find any breakpoint slot\n");
360 return -EBUSY;
361 }
362
363 /* Override the breakpoint data with the step data. */
364 if (info->step_ctrl.enabled) {
365 addr = info->trigger & ~0x3;
366 ctrl = encode_ctrl_reg(info->step_ctrl);
367 if (info->ctrl.type != ARM_BREAKPOINT_EXECUTE) {
368 i = 0;
369 ctrl_base = ARM_BASE_BCR + core_num_brps;
370 val_base = ARM_BASE_BVR + core_num_brps;
371 }
372 }
373
374 /* Setup the address register. */
375 write_wb_reg(val_base + i, addr);
376
377 /* Setup the control register. */
378 write_wb_reg(ctrl_base + i, ctrl);
379 return 0;
380}
381
382void arch_uninstall_hw_breakpoint(struct perf_event *bp)
383{
384 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
385 struct perf_event **slot, **slots;
386 int i, max_slots, base;
387
388 if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) {
389 /* Breakpoint */
390 base = ARM_BASE_BCR;
391 slots = this_cpu_ptr(bp_on_reg);
392 max_slots = core_num_brps;
393 } else {
394 /* Watchpoint */
395 base = ARM_BASE_WCR;
396 slots = this_cpu_ptr(wp_on_reg);
397 max_slots = core_num_wrps;
398 }
399
400 /* Remove the breakpoint. */
401 for (i = 0; i < max_slots; ++i) {
402 slot = &slots[i];
403
404 if (*slot == bp) {
405 *slot = NULL;
406 break;
407 }
408 }
409
410 if (i == max_slots) {
411 pr_warn("Can't find any breakpoint slot\n");
412 return;
413 }
414
415 /* Ensure that we disable the mismatch breakpoint. */
416 if (info->ctrl.type != ARM_BREAKPOINT_EXECUTE &&
417 info->step_ctrl.enabled) {
418 i = 0;
419 base = ARM_BASE_BCR + core_num_brps;
420 }
421
422 /* Reset the control register. */
423 write_wb_reg(base + i, 0);
424}
425
426static int get_hbp_len(u8 hbp_len)
427{
428 unsigned int len_in_bytes = 0;
429
430 switch (hbp_len) {
431 case ARM_BREAKPOINT_LEN_1:
432 len_in_bytes = 1;
433 break;
434 case ARM_BREAKPOINT_LEN_2:
435 len_in_bytes = 2;
436 break;
437 case ARM_BREAKPOINT_LEN_4:
438 len_in_bytes = 4;
439 break;
440 case ARM_BREAKPOINT_LEN_8:
441 len_in_bytes = 8;
442 break;
443 }
444
445 return len_in_bytes;
446}
447
448/*
449 * Check whether bp virtual address is in kernel space.
450 */
451int arch_check_bp_in_kernelspace(struct arch_hw_breakpoint *hw)
452{
453 unsigned int len;
454 unsigned long va;
455
456 va = hw->address;
457 len = get_hbp_len(hw->ctrl.len);
458
459 return (va >= TASK_SIZE) && ((va + len - 1) >= TASK_SIZE);
460}
461
462/*
463 * Extract generic type and length encodings from an arch_hw_breakpoint_ctrl.
464 * Hopefully this will disappear when ptrace can bypass the conversion
465 * to generic breakpoint descriptions.
466 */
467int arch_bp_generic_fields(struct arch_hw_breakpoint_ctrl ctrl,
468 int *gen_len, int *gen_type)
469{
470 /* Type */
471 switch (ctrl.type) {
472 case ARM_BREAKPOINT_EXECUTE:
473 *gen_type = HW_BREAKPOINT_X;
474 break;
475 case ARM_BREAKPOINT_LOAD:
476 *gen_type = HW_BREAKPOINT_R;
477 break;
478 case ARM_BREAKPOINT_STORE:
479 *gen_type = HW_BREAKPOINT_W;
480 break;
481 case ARM_BREAKPOINT_LOAD | ARM_BREAKPOINT_STORE:
482 *gen_type = HW_BREAKPOINT_RW;
483 break;
484 default:
485 return -EINVAL;
486 }
487
488 /* Len */
489 switch (ctrl.len) {
490 case ARM_BREAKPOINT_LEN_1:
491 *gen_len = HW_BREAKPOINT_LEN_1;
492 break;
493 case ARM_BREAKPOINT_LEN_2:
494 *gen_len = HW_BREAKPOINT_LEN_2;
495 break;
496 case ARM_BREAKPOINT_LEN_4:
497 *gen_len = HW_BREAKPOINT_LEN_4;
498 break;
499 case ARM_BREAKPOINT_LEN_8:
500 *gen_len = HW_BREAKPOINT_LEN_8;
501 break;
502 default:
503 return -EINVAL;
504 }
505
506 return 0;
507}
508
509/*
510 * Construct an arch_hw_breakpoint from a perf_event.
511 */
512static int arch_build_bp_info(struct perf_event *bp,
513 const struct perf_event_attr *attr,
514 struct arch_hw_breakpoint *hw)
515{
516 /* Type */
517 switch (attr->bp_type) {
518 case HW_BREAKPOINT_X:
519 hw->ctrl.type = ARM_BREAKPOINT_EXECUTE;
520 break;
521 case HW_BREAKPOINT_R:
522 hw->ctrl.type = ARM_BREAKPOINT_LOAD;
523 break;
524 case HW_BREAKPOINT_W:
525 hw->ctrl.type = ARM_BREAKPOINT_STORE;
526 break;
527 case HW_BREAKPOINT_RW:
528 hw->ctrl.type = ARM_BREAKPOINT_LOAD | ARM_BREAKPOINT_STORE;
529 break;
530 default:
531 return -EINVAL;
532 }
533
534 /* Len */
535 switch (attr->bp_len) {
536 case HW_BREAKPOINT_LEN_1:
537 hw->ctrl.len = ARM_BREAKPOINT_LEN_1;
538 break;
539 case HW_BREAKPOINT_LEN_2:
540 hw->ctrl.len = ARM_BREAKPOINT_LEN_2;
541 break;
542 case HW_BREAKPOINT_LEN_4:
543 hw->ctrl.len = ARM_BREAKPOINT_LEN_4;
544 break;
545 case HW_BREAKPOINT_LEN_8:
546 hw->ctrl.len = ARM_BREAKPOINT_LEN_8;
547 if ((hw->ctrl.type != ARM_BREAKPOINT_EXECUTE)
548 && max_watchpoint_len >= 8)
549 break;
550 fallthrough;
551 default:
552 return -EINVAL;
553 }
554
555 /*
556 * Breakpoints must be of length 2 (thumb) or 4 (ARM) bytes.
557 * Watchpoints can be of length 1, 2, 4 or 8 bytes if supported
558 * by the hardware and must be aligned to the appropriate number of
559 * bytes.
560 */
561 if (hw->ctrl.type == ARM_BREAKPOINT_EXECUTE &&
562 hw->ctrl.len != ARM_BREAKPOINT_LEN_2 &&
563 hw->ctrl.len != ARM_BREAKPOINT_LEN_4)
564 return -EINVAL;
565
566 /* Address */
567 hw->address = attr->bp_addr;
568
569 /* Privilege */
570 hw->ctrl.privilege = ARM_BREAKPOINT_USER;
571 if (arch_check_bp_in_kernelspace(hw))
572 hw->ctrl.privilege |= ARM_BREAKPOINT_PRIV;
573
574 /* Enabled? */
575 hw->ctrl.enabled = !attr->disabled;
576
577 /* Mismatch */
578 hw->ctrl.mismatch = 0;
579
580 return 0;
581}
582
583/*
584 * Validate the arch-specific HW Breakpoint register settings.
585 */
586int hw_breakpoint_arch_parse(struct perf_event *bp,
587 const struct perf_event_attr *attr,
588 struct arch_hw_breakpoint *hw)
589{
590 int ret = 0;
591 u32 offset, alignment_mask = 0x3;
592
593 /* Ensure that we are in monitor debug mode. */
594 if (!monitor_mode_enabled())
595 return -ENODEV;
596
597 /* Build the arch_hw_breakpoint. */
598 ret = arch_build_bp_info(bp, attr, hw);
599 if (ret)
600 goto out;
601
602 /* Check address alignment. */
603 if (hw->ctrl.len == ARM_BREAKPOINT_LEN_8)
604 alignment_mask = 0x7;
605 offset = hw->address & alignment_mask;
606 switch (offset) {
607 case 0:
608 /* Aligned */
609 break;
610 case 1:
611 case 2:
612 /* Allow halfword watchpoints and breakpoints. */
613 if (hw->ctrl.len == ARM_BREAKPOINT_LEN_2)
614 break;
615 fallthrough;
616 case 3:
617 /* Allow single byte watchpoint. */
618 if (hw->ctrl.len == ARM_BREAKPOINT_LEN_1)
619 break;
620 fallthrough;
621 default:
622 ret = -EINVAL;
623 goto out;
624 }
625
626 hw->address &= ~alignment_mask;
627 hw->ctrl.len <<= offset;
628
629 if (is_default_overflow_handler(bp)) {
630 /*
631 * Mismatch breakpoints are required for single-stepping
632 * breakpoints.
633 */
634 if (!core_has_mismatch_brps())
635 return -EINVAL;
636
637 /* We don't allow mismatch breakpoints in kernel space. */
638 if (arch_check_bp_in_kernelspace(hw))
639 return -EPERM;
640
641 /*
642 * Per-cpu breakpoints are not supported by our stepping
643 * mechanism.
644 */
645 if (!bp->hw.target)
646 return -EINVAL;
647
648 /*
649 * We only support specific access types if the fsr
650 * reports them.
651 */
652 if (!debug_exception_updates_fsr() &&
653 (hw->ctrl.type == ARM_BREAKPOINT_LOAD ||
654 hw->ctrl.type == ARM_BREAKPOINT_STORE))
655 return -EINVAL;
656 }
657
658out:
659 return ret;
660}
661
662/*
663 * Enable/disable single-stepping over the breakpoint bp at address addr.
664 */
665static void enable_single_step(struct perf_event *bp, u32 addr)
666{
667 struct arch_hw_breakpoint *info = counter_arch_bp(bp);
668
669 arch_uninstall_hw_breakpoint(bp);
670 info->step_ctrl.mismatch = 1;
671 info->step_ctrl.len = ARM_BREAKPOINT_LEN_4;
672 info->step_ctrl.type = ARM_BREAKPOINT_EXECUTE;
673 info->step_ctrl.privilege = info->ctrl.privilege;
674 info->step_ctrl.enabled = 1;
675 info->trigger = addr;
676 arch_install_hw_breakpoint(bp);
677}
678
679static void disable_single_step(struct perf_event *bp)
680{
681 arch_uninstall_hw_breakpoint(bp);
682 counter_arch_bp(bp)->step_ctrl.enabled = 0;
683 arch_install_hw_breakpoint(bp);
684}
685
686/*
687 * Arm32 hardware does not always report a watchpoint hit address that matches
688 * one of the watchpoints set. It can also report an address "near" the
689 * watchpoint if a single instruction access both watched and unwatched
690 * addresses. There is no straight-forward way, short of disassembling the
691 * offending instruction, to map that address back to the watchpoint. This
692 * function computes the distance of the memory access from the watchpoint as a
693 * heuristic for the likelyhood that a given access triggered the watchpoint.
694 *
695 * See this same function in the arm64 platform code, which has the same
696 * problem.
697 *
698 * The function returns the distance of the address from the bytes watched by
699 * the watchpoint. In case of an exact match, it returns 0.
700 */
701static u32 get_distance_from_watchpoint(unsigned long addr, u32 val,
702 struct arch_hw_breakpoint_ctrl *ctrl)
703{
704 u32 wp_low, wp_high;
705 u32 lens, lene;
706
707 lens = __ffs(ctrl->len);
708 lene = __fls(ctrl->len);
709
710 wp_low = val + lens;
711 wp_high = val + lene;
712 if (addr < wp_low)
713 return wp_low - addr;
714 else if (addr > wp_high)
715 return addr - wp_high;
716 else
717 return 0;
718}
719
720static int watchpoint_fault_on_uaccess(struct pt_regs *regs,
721 struct arch_hw_breakpoint *info)
722{
723 return !user_mode(regs) && info->ctrl.privilege == ARM_BREAKPOINT_USER;
724}
725
726static void watchpoint_handler(unsigned long addr, unsigned int fsr,
727 struct pt_regs *regs)
728{
729 int i, access, closest_match = 0;
730 u32 min_dist = -1, dist;
731 u32 val, ctrl_reg;
732 struct perf_event *wp, **slots;
733 struct arch_hw_breakpoint *info;
734 struct arch_hw_breakpoint_ctrl ctrl;
735
736 slots = this_cpu_ptr(wp_on_reg);
737
738 /*
739 * Find all watchpoints that match the reported address. If no exact
740 * match is found. Attribute the hit to the closest watchpoint.
741 */
742 rcu_read_lock();
743 for (i = 0; i < core_num_wrps; ++i) {
744 wp = slots[i];
745 if (wp == NULL)
746 continue;
747
748 /*
749 * The DFAR is an unknown value on debug architectures prior
750 * to 7.1. Since we only allow a single watchpoint on these
751 * older CPUs, we can set the trigger to the lowest possible
752 * faulting address.
753 */
754 if (debug_arch < ARM_DEBUG_ARCH_V7_1) {
755 BUG_ON(i > 0);
756 info = counter_arch_bp(wp);
757 info->trigger = wp->attr.bp_addr;
758 } else {
759 /* Check that the access type matches. */
760 if (debug_exception_updates_fsr()) {
761 access = (fsr & ARM_FSR_ACCESS_MASK) ?
762 HW_BREAKPOINT_W : HW_BREAKPOINT_R;
763 if (!(access & hw_breakpoint_type(wp)))
764 continue;
765 }
766
767 val = read_wb_reg(ARM_BASE_WVR + i);
768 ctrl_reg = read_wb_reg(ARM_BASE_WCR + i);
769 decode_ctrl_reg(ctrl_reg, &ctrl);
770 dist = get_distance_from_watchpoint(addr, val, &ctrl);
771 if (dist < min_dist) {
772 min_dist = dist;
773 closest_match = i;
774 }
775 /* Is this an exact match? */
776 if (dist != 0)
777 continue;
778
779 /* We have a winner. */
780 info = counter_arch_bp(wp);
781 info->trigger = addr;
782 }
783
784 pr_debug("watchpoint fired: address = 0x%x\n", info->trigger);
785
786 /*
787 * If we triggered a user watchpoint from a uaccess routine,
788 * then handle the stepping ourselves since userspace really
789 * can't help us with this.
790 */
791 if (watchpoint_fault_on_uaccess(regs, info))
792 goto step;
793
794 perf_bp_event(wp, regs);
795
796 /*
797 * Defer stepping to the overflow handler if one is installed.
798 * Otherwise, insert a temporary mismatch breakpoint so that
799 * we can single-step over the watchpoint trigger.
800 */
801 if (!is_default_overflow_handler(wp))
802 continue;
803step:
804 enable_single_step(wp, instruction_pointer(regs));
805 }
806
807 if (min_dist > 0 && min_dist != -1) {
808 /* No exact match found. */
809 wp = slots[closest_match];
810 info = counter_arch_bp(wp);
811 info->trigger = addr;
812 pr_debug("watchpoint fired: address = 0x%x\n", info->trigger);
813 perf_bp_event(wp, regs);
814 if (is_default_overflow_handler(wp))
815 enable_single_step(wp, instruction_pointer(regs));
816 }
817
818 rcu_read_unlock();
819}
820
821static void watchpoint_single_step_handler(unsigned long pc)
822{
823 int i;
824 struct perf_event *wp, **slots;
825 struct arch_hw_breakpoint *info;
826
827 slots = this_cpu_ptr(wp_on_reg);
828
829 for (i = 0; i < core_num_wrps; ++i) {
830 rcu_read_lock();
831
832 wp = slots[i];
833
834 if (wp == NULL)
835 goto unlock;
836
837 info = counter_arch_bp(wp);
838 if (!info->step_ctrl.enabled)
839 goto unlock;
840
841 /*
842 * Restore the original watchpoint if we've completed the
843 * single-step.
844 */
845 if (info->trigger != pc)
846 disable_single_step(wp);
847
848unlock:
849 rcu_read_unlock();
850 }
851}
852
853static void breakpoint_handler(unsigned long unknown, struct pt_regs *regs)
854{
855 int i;
856 u32 ctrl_reg, val, addr;
857 struct perf_event *bp, **slots;
858 struct arch_hw_breakpoint *info;
859 struct arch_hw_breakpoint_ctrl ctrl;
860
861 slots = this_cpu_ptr(bp_on_reg);
862
863 /* The exception entry code places the amended lr in the PC. */
864 addr = regs->ARM_pc;
865
866 /* Check the currently installed breakpoints first. */
867 for (i = 0; i < core_num_brps; ++i) {
868 rcu_read_lock();
869
870 bp = slots[i];
871
872 if (bp == NULL)
873 goto unlock;
874
875 info = counter_arch_bp(bp);
876
877 /* Check if the breakpoint value matches. */
878 val = read_wb_reg(ARM_BASE_BVR + i);
879 if (val != (addr & ~0x3))
880 goto mismatch;
881
882 /* Possible match, check the byte address select to confirm. */
883 ctrl_reg = read_wb_reg(ARM_BASE_BCR + i);
884 decode_ctrl_reg(ctrl_reg, &ctrl);
885 if ((1 << (addr & 0x3)) & ctrl.len) {
886 info->trigger = addr;
887 pr_debug("breakpoint fired: address = 0x%x\n", addr);
888 perf_bp_event(bp, regs);
889 if (is_default_overflow_handler(bp))
890 enable_single_step(bp, addr);
891 goto unlock;
892 }
893
894mismatch:
895 /* If we're stepping a breakpoint, it can now be restored. */
896 if (info->step_ctrl.enabled)
897 disable_single_step(bp);
898unlock:
899 rcu_read_unlock();
900 }
901
902 /* Handle any pending watchpoint single-step breakpoints. */
903 watchpoint_single_step_handler(addr);
904}
905
906/*
907 * Called from either the Data Abort Handler [watchpoint] or the
908 * Prefetch Abort Handler [breakpoint] with interrupts disabled.
909 */
910static int hw_breakpoint_pending(unsigned long addr, unsigned int fsr,
911 struct pt_regs *regs)
912{
913 int ret = 0;
914 u32 dscr;
915
916 preempt_disable();
917
918 if (interrupts_enabled(regs))
919 local_irq_enable();
920
921 /* We only handle watchpoints and hardware breakpoints. */
922 ARM_DBG_READ(c0, c1, 0, dscr);
923
924 /* Perform perf callbacks. */
925 switch (ARM_DSCR_MOE(dscr)) {
926 case ARM_ENTRY_BREAKPOINT:
927 breakpoint_handler(addr, regs);
928 break;
929 case ARM_ENTRY_ASYNC_WATCHPOINT:
930 WARN(1, "Asynchronous watchpoint exception taken. Debugging results may be unreliable\n");
931 fallthrough;
932 case ARM_ENTRY_SYNC_WATCHPOINT:
933 watchpoint_handler(addr, fsr, regs);
934 break;
935 default:
936 ret = 1; /* Unhandled fault. */
937 }
938
939 preempt_enable();
940
941 return ret;
942}
943
944/*
945 * One-time initialisation.
946 */
947static cpumask_t debug_err_mask;
948
949static int debug_reg_trap(struct pt_regs *regs, unsigned int instr)
950{
951 int cpu = smp_processor_id();
952
953 pr_warn("Debug register access (0x%x) caused undefined instruction on CPU %d\n",
954 instr, cpu);
955
956 /* Set the error flag for this CPU and skip the faulting instruction. */
957 cpumask_set_cpu(cpu, &debug_err_mask);
958 instruction_pointer(regs) += 4;
959 return 0;
960}
961
962static struct undef_hook debug_reg_hook = {
963 .instr_mask = 0x0fe80f10,
964 .instr_val = 0x0e000e10,
965 .fn = debug_reg_trap,
966};
967
968/* Does this core support OS Save and Restore? */
969static bool core_has_os_save_restore(void)
970{
971 u32 oslsr;
972
973 switch (get_debug_arch()) {
974 case ARM_DEBUG_ARCH_V7_1:
975 return true;
976 case ARM_DEBUG_ARCH_V7_ECP14:
977 ARM_DBG_READ(c1, c1, 4, oslsr);
978 if (oslsr & ARM_OSLSR_OSLM0)
979 return true;
980 fallthrough;
981 default:
982 return false;
983 }
984}
985
986static void reset_ctrl_regs(unsigned int cpu)
987{
988 int i, raw_num_brps, err = 0;
989 u32 val;
990
991 /*
992 * v7 debug contains save and restore registers so that debug state
993 * can be maintained across low-power modes without leaving the debug
994 * logic powered up. It is IMPLEMENTATION DEFINED whether we can access
995 * the debug registers out of reset, so we must unlock the OS Lock
996 * Access Register to avoid taking undefined instruction exceptions
997 * later on.
998 */
999 switch (debug_arch) {
1000 case ARM_DEBUG_ARCH_V6:
1001 case ARM_DEBUG_ARCH_V6_1:
1002 /* ARMv6 cores clear the registers out of reset. */
1003 goto out_mdbgen;
1004 case ARM_DEBUG_ARCH_V7_ECP14:
1005 /*
1006 * Ensure sticky power-down is clear (i.e. debug logic is
1007 * powered up).
1008 */
1009 ARM_DBG_READ(c1, c5, 4, val);
1010 if ((val & 0x1) == 0)
1011 err = -EPERM;
1012
1013 if (!has_ossr)
1014 goto clear_vcr;
1015 break;
1016 case ARM_DEBUG_ARCH_V7_1:
1017 /*
1018 * Ensure the OS double lock is clear.
1019 */
1020 ARM_DBG_READ(c1, c3, 4, val);
1021 if ((val & 0x1) == 1)
1022 err = -EPERM;
1023 break;
1024 }
1025
1026 if (err) {
1027 pr_warn_once("CPU %d debug is powered down!\n", cpu);
1028 cpumask_or(&debug_err_mask, &debug_err_mask, cpumask_of(cpu));
1029 return;
1030 }
1031
1032 /*
1033 * Unconditionally clear the OS lock by writing a value
1034 * other than CS_LAR_KEY to the access register.
1035 */
1036 ARM_DBG_WRITE(c1, c0, 4, ~CORESIGHT_UNLOCK);
1037 isb();
1038
1039 /*
1040 * Clear any configured vector-catch events before
1041 * enabling monitor mode.
1042 */
1043clear_vcr:
1044 ARM_DBG_WRITE(c0, c7, 0, 0);
1045 isb();
1046
1047 if (cpumask_intersects(&debug_err_mask, cpumask_of(cpu))) {
1048 pr_warn_once("CPU %d failed to disable vector catch\n", cpu);
1049 return;
1050 }
1051
1052 /*
1053 * The control/value register pairs are UNKNOWN out of reset so
1054 * clear them to avoid spurious debug events.
1055 */
1056 raw_num_brps = get_num_brp_resources();
1057 for (i = 0; i < raw_num_brps; ++i) {
1058 write_wb_reg(ARM_BASE_BCR + i, 0UL);
1059 write_wb_reg(ARM_BASE_BVR + i, 0UL);
1060 }
1061
1062 for (i = 0; i < core_num_wrps; ++i) {
1063 write_wb_reg(ARM_BASE_WCR + i, 0UL);
1064 write_wb_reg(ARM_BASE_WVR + i, 0UL);
1065 }
1066
1067 if (cpumask_intersects(&debug_err_mask, cpumask_of(cpu))) {
1068 pr_warn_once("CPU %d failed to clear debug register pairs\n", cpu);
1069 return;
1070 }
1071
1072 /*
1073 * Have a crack at enabling monitor mode. We don't actually need
1074 * it yet, but reporting an error early is useful if it fails.
1075 */
1076out_mdbgen:
1077 if (enable_monitor_mode())
1078 cpumask_or(&debug_err_mask, &debug_err_mask, cpumask_of(cpu));
1079}
1080
1081static int dbg_reset_online(unsigned int cpu)
1082{
1083 local_irq_disable();
1084 reset_ctrl_regs(cpu);
1085 local_irq_enable();
1086 return 0;
1087}
1088
1089#ifdef CONFIG_CPU_PM
1090static int dbg_cpu_pm_notify(struct notifier_block *self, unsigned long action,
1091 void *v)
1092{
1093 if (action == CPU_PM_EXIT)
1094 reset_ctrl_regs(smp_processor_id());
1095
1096 return NOTIFY_OK;
1097}
1098
1099static struct notifier_block dbg_cpu_pm_nb = {
1100 .notifier_call = dbg_cpu_pm_notify,
1101};
1102
1103static void __init pm_init(void)
1104{
1105 cpu_pm_register_notifier(&dbg_cpu_pm_nb);
1106}
1107#else
1108static inline void pm_init(void)
1109{
1110}
1111#endif
1112
1113static int __init arch_hw_breakpoint_init(void)
1114{
1115 int ret;
1116
1117 debug_arch = get_debug_arch();
1118
1119 if (!debug_arch_supported()) {
1120 pr_info("debug architecture 0x%x unsupported.\n", debug_arch);
1121 return 0;
1122 }
1123
1124 /*
1125 * Scorpion CPUs (at least those in APQ8060) seem to set DBGPRSR.SPD
1126 * whenever a WFI is issued, even if the core is not powered down, in
1127 * violation of the architecture. When DBGPRSR.SPD is set, accesses to
1128 * breakpoint and watchpoint registers are treated as undefined, so
1129 * this results in boot time and runtime failures when these are
1130 * accessed and we unexpectedly take a trap.
1131 *
1132 * It's not clear if/how this can be worked around, so we blacklist
1133 * Scorpion CPUs to avoid these issues.
1134 */
1135 if (read_cpuid_part() == ARM_CPU_PART_SCORPION) {
1136 pr_info("Scorpion CPU detected. Hardware breakpoints and watchpoints disabled\n");
1137 return 0;
1138 }
1139
1140 has_ossr = core_has_os_save_restore();
1141
1142 /* Determine how many BRPs/WRPs are available. */
1143 core_num_brps = get_num_brps();
1144 core_num_wrps = get_num_wrps();
1145
1146 /*
1147 * We need to tread carefully here because DBGSWENABLE may be
1148 * driven low on this core and there isn't an architected way to
1149 * determine that.
1150 */
1151 cpus_read_lock();
1152 register_undef_hook(&debug_reg_hook);
1153
1154 /*
1155 * Register CPU notifier which resets the breakpoint resources. We
1156 * assume that a halting debugger will leave the world in a nice state
1157 * for us.
1158 */
1159 ret = cpuhp_setup_state_cpuslocked(CPUHP_AP_ONLINE_DYN,
1160 "arm/hw_breakpoint:online",
1161 dbg_reset_online, NULL);
1162 unregister_undef_hook(&debug_reg_hook);
1163 if (WARN_ON(ret < 0) || !cpumask_empty(&debug_err_mask)) {
1164 core_num_brps = 0;
1165 core_num_wrps = 0;
1166 if (ret > 0)
1167 cpuhp_remove_state_nocalls_cpuslocked(ret);
1168 cpus_read_unlock();
1169 return 0;
1170 }
1171
1172 pr_info("found %d " "%s" "breakpoint and %d watchpoint registers.\n",
1173 core_num_brps, core_has_mismatch_brps() ? "(+1 reserved) " :
1174 "", core_num_wrps);
1175
1176 /* Work out the maximum supported watchpoint length. */
1177 max_watchpoint_len = get_max_wp_len();
1178 pr_info("maximum watchpoint size is %u bytes.\n",
1179 max_watchpoint_len);
1180
1181 /* Register debug fault handler. */
1182 hook_fault_code(FAULT_CODE_DEBUG, hw_breakpoint_pending, SIGTRAP,
1183 TRAP_HWBKPT, "watchpoint debug exception");
1184 hook_ifault_code(FAULT_CODE_DEBUG, hw_breakpoint_pending, SIGTRAP,
1185 TRAP_HWBKPT, "breakpoint debug exception");
1186 cpus_read_unlock();
1187
1188 /* Register PM notifiers. */
1189 pm_init();
1190 return 0;
1191}
1192arch_initcall(arch_hw_breakpoint_init);
1193
1194void hw_breakpoint_pmu_read(struct perf_event *bp)
1195{
1196}
1197
1198/*
1199 * Dummy function to register with die_notifier.
1200 */
1201int hw_breakpoint_exceptions_notify(struct notifier_block *unused,
1202 unsigned long val, void *data)
1203{
1204 return NOTIFY_DONE;
1205}