Loading...
Note: File does not exist in v3.1.
1#ifndef FS_ENET_H
2#define FS_ENET_H
3
4#include <linux/mii.h>
5#include <linux/netdevice.h>
6#include <linux/types.h>
7#include <linux/list.h>
8#include <linux/phy.h>
9#include <linux/dma-mapping.h>
10
11#include <linux/fs_enet_pd.h>
12#include <asm/fs_pd.h>
13
14#ifdef CONFIG_CPM1
15#include <asm/cpm1.h>
16#endif
17
18#if defined(CONFIG_FS_ENET_HAS_FEC)
19#include <asm/cpm.h>
20
21#if defined(CONFIG_FS_ENET_MPC5121_FEC)
22/* MPC5121 FEC has different register layout */
23struct fec {
24 u32 fec_reserved0;
25 u32 fec_ievent; /* Interrupt event reg */
26 u32 fec_imask; /* Interrupt mask reg */
27 u32 fec_reserved1;
28 u32 fec_r_des_active; /* Receive descriptor reg */
29 u32 fec_x_des_active; /* Transmit descriptor reg */
30 u32 fec_reserved2[3];
31 u32 fec_ecntrl; /* Ethernet control reg */
32 u32 fec_reserved3[6];
33 u32 fec_mii_data; /* MII manage frame reg */
34 u32 fec_mii_speed; /* MII speed control reg */
35 u32 fec_reserved4[7];
36 u32 fec_mib_ctrlstat; /* MIB control/status reg */
37 u32 fec_reserved5[7];
38 u32 fec_r_cntrl; /* Receive control reg */
39 u32 fec_reserved6[15];
40 u32 fec_x_cntrl; /* Transmit Control reg */
41 u32 fec_reserved7[7];
42 u32 fec_addr_low; /* Low 32bits MAC address */
43 u32 fec_addr_high; /* High 16bits MAC address */
44 u32 fec_opd; /* Opcode + Pause duration */
45 u32 fec_reserved8[10];
46 u32 fec_hash_table_high; /* High 32bits hash table */
47 u32 fec_hash_table_low; /* Low 32bits hash table */
48 u32 fec_grp_hash_table_high; /* High 32bits hash table */
49 u32 fec_grp_hash_table_low; /* Low 32bits hash table */
50 u32 fec_reserved9[7];
51 u32 fec_x_wmrk; /* FIFO transmit water mark */
52 u32 fec_reserved10;
53 u32 fec_r_bound; /* FIFO receive bound reg */
54 u32 fec_r_fstart; /* FIFO receive start reg */
55 u32 fec_reserved11[11];
56 u32 fec_r_des_start; /* Receive descriptor ring */
57 u32 fec_x_des_start; /* Transmit descriptor ring */
58 u32 fec_r_buff_size; /* Maximum receive buff size */
59 u32 fec_reserved12[26];
60 u32 fec_dma_control; /* DMA Endian and other ctrl */
61};
62#endif
63
64struct fec_info {
65 struct fec __iomem *fecp;
66 u32 mii_speed;
67};
68#endif
69
70#ifdef CONFIG_CPM2
71#include <asm/cpm2.h>
72#endif
73
74/* hw driver ops */
75struct fs_ops {
76 int (*setup_data)(struct net_device *dev);
77 int (*allocate_bd)(struct net_device *dev);
78 void (*free_bd)(struct net_device *dev);
79 void (*cleanup_data)(struct net_device *dev);
80 void (*set_multicast_list)(struct net_device *dev);
81 void (*adjust_link)(struct net_device *dev);
82 void (*restart)(struct net_device *dev);
83 void (*stop)(struct net_device *dev);
84 void (*napi_clear_rx_event)(struct net_device *dev);
85 void (*napi_enable_rx)(struct net_device *dev);
86 void (*napi_disable_rx)(struct net_device *dev);
87 void (*napi_clear_tx_event)(struct net_device *dev);
88 void (*napi_enable_tx)(struct net_device *dev);
89 void (*napi_disable_tx)(struct net_device *dev);
90 void (*rx_bd_done)(struct net_device *dev);
91 void (*tx_kickstart)(struct net_device *dev);
92 u32 (*get_int_events)(struct net_device *dev);
93 void (*clear_int_events)(struct net_device *dev, u32 int_events);
94 void (*ev_error)(struct net_device *dev, u32 int_events);
95 int (*get_regs)(struct net_device *dev, void *p, int *sizep);
96 int (*get_regs_len)(struct net_device *dev);
97 void (*tx_restart)(struct net_device *dev);
98};
99
100struct phy_info {
101 unsigned int id;
102 const char *name;
103 void (*startup) (struct net_device * dev);
104 void (*shutdown) (struct net_device * dev);
105 void (*ack_int) (struct net_device * dev);
106};
107
108/* The FEC stores dest/src/type, data, and checksum for receive packets.
109 */
110#define MAX_MTU 1508 /* Allow fullsized pppoe packets over VLAN */
111#define MIN_MTU 46 /* this is data size */
112#define CRC_LEN 4
113
114#define PKT_MAXBUF_SIZE (MAX_MTU+ETH_HLEN+CRC_LEN)
115#define PKT_MINBUF_SIZE (MIN_MTU+ETH_HLEN+CRC_LEN)
116
117/* Must be a multiple of 32 (to cover both FEC & FCC) */
118#define PKT_MAXBLR_SIZE ((PKT_MAXBUF_SIZE + 31) & ~31)
119/* This is needed so that invalidate_xxx wont invalidate too much */
120#define ENET_RX_ALIGN 16
121#define ENET_RX_FRSIZE L1_CACHE_ALIGN(PKT_MAXBUF_SIZE + ENET_RX_ALIGN - 1)
122
123struct fs_enet_private {
124 struct napi_struct napi;
125 struct napi_struct napi_tx;
126 struct device *dev; /* pointer back to the device (must be initialized first) */
127 struct net_device *ndev;
128 spinlock_t lock; /* during all ops except TX pckt processing */
129 spinlock_t tx_lock; /* during fs_start_xmit and fs_tx */
130 struct fs_platform_info *fpi;
131 const struct fs_ops *ops;
132 int rx_ring, tx_ring;
133 dma_addr_t ring_mem_addr;
134 void __iomem *ring_base;
135 struct sk_buff **rx_skbuff;
136 struct sk_buff **tx_skbuff;
137 char *mapped_as_page;
138 cbd_t __iomem *rx_bd_base; /* Address of Rx and Tx buffers. */
139 cbd_t __iomem *tx_bd_base;
140 cbd_t __iomem *dirty_tx; /* ring entries to be free()ed. */
141 cbd_t __iomem *cur_rx;
142 cbd_t __iomem *cur_tx;
143 int tx_free;
144 struct net_device_stats stats;
145 struct timer_list phy_timer_list;
146 const struct phy_info *phy;
147 u32 msg_enable;
148 struct mii_if_info mii_if;
149 unsigned int last_mii_status;
150 int interrupt;
151
152 struct phy_device *phydev;
153 int oldduplex, oldspeed, oldlink; /* current settings */
154
155 /* event masks */
156 u32 ev_napi_rx; /* mask of NAPI rx events */
157 u32 ev_napi_tx; /* mask of NAPI rx events */
158 u32 ev_rx; /* rx event mask */
159 u32 ev_tx; /* tx event mask */
160 u32 ev_err; /* error event mask */
161
162 u16 bd_rx_empty; /* mask of BD rx empty */
163 u16 bd_rx_err; /* mask of BD rx errors */
164
165 union {
166 struct {
167 int idx; /* FEC1 = 0, FEC2 = 1 */
168 void __iomem *fecp; /* hw registers */
169 u32 hthi, htlo; /* state for multicast */
170 } fec;
171
172 struct {
173 int idx; /* FCC1-3 = 0-2 */
174 void __iomem *fccp; /* hw registers */
175 void __iomem *ep; /* parameter ram */
176 void __iomem *fcccp; /* hw registers cont. */
177 void __iomem *mem; /* FCC DPRAM */
178 u32 gaddrh, gaddrl; /* group address */
179 } fcc;
180
181 struct {
182 int idx; /* FEC1 = 0, FEC2 = 1 */
183 void __iomem *sccp; /* hw registers */
184 void __iomem *ep; /* parameter ram */
185 u32 hthi, htlo; /* state for multicast */
186 } scc;
187
188 };
189};
190
191/***************************************************************************/
192
193void fs_init_bds(struct net_device *dev);
194void fs_cleanup_bds(struct net_device *dev);
195
196/***************************************************************************/
197
198#define DRV_MODULE_NAME "fs_enet"
199#define PFX DRV_MODULE_NAME ": "
200#define DRV_MODULE_VERSION "1.1"
201#define DRV_MODULE_RELDATE "Sep 22, 2014"
202
203/***************************************************************************/
204
205int fs_enet_platform_init(void);
206void fs_enet_platform_cleanup(void);
207
208/***************************************************************************/
209/* buffer descriptor access macros */
210
211/* access macros */
212#if defined(CONFIG_CPM1)
213/* for a a CPM1 __raw_xxx's are sufficient */
214#define __cbd_out32(addr, x) __raw_writel(x, addr)
215#define __cbd_out16(addr, x) __raw_writew(x, addr)
216#define __cbd_in32(addr) __raw_readl(addr)
217#define __cbd_in16(addr) __raw_readw(addr)
218#else
219/* for others play it safe */
220#define __cbd_out32(addr, x) out_be32(addr, x)
221#define __cbd_out16(addr, x) out_be16(addr, x)
222#define __cbd_in32(addr) in_be32(addr)
223#define __cbd_in16(addr) in_be16(addr)
224#endif
225
226/* write */
227#define CBDW_SC(_cbd, _sc) __cbd_out16(&(_cbd)->cbd_sc, (_sc))
228#define CBDW_DATLEN(_cbd, _datlen) __cbd_out16(&(_cbd)->cbd_datlen, (_datlen))
229#define CBDW_BUFADDR(_cbd, _bufaddr) __cbd_out32(&(_cbd)->cbd_bufaddr, (_bufaddr))
230
231/* read */
232#define CBDR_SC(_cbd) __cbd_in16(&(_cbd)->cbd_sc)
233#define CBDR_DATLEN(_cbd) __cbd_in16(&(_cbd)->cbd_datlen)
234#define CBDR_BUFADDR(_cbd) __cbd_in32(&(_cbd)->cbd_bufaddr)
235
236/* set bits */
237#define CBDS_SC(_cbd, _sc) CBDW_SC(_cbd, CBDR_SC(_cbd) | (_sc))
238
239/* clear bits */
240#define CBDC_SC(_cbd, _sc) CBDW_SC(_cbd, CBDR_SC(_cbd) & ~(_sc))
241
242/*******************************************************************/
243
244extern const struct fs_ops fs_fec_ops;
245extern const struct fs_ops fs_fcc_ops;
246extern const struct fs_ops fs_scc_ops;
247
248/*******************************************************************/
249
250#endif