Loading...
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Christian König.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Christian König
25 */
26#include "drmP.h"
27#include "radeon_drm.h"
28#include "radeon.h"
29#include "radeon_asic.h"
30#include "atom.h"
31
32/*
33 * HDMI color format
34 */
35enum r600_hdmi_color_format {
36 RGB = 0,
37 YCC_422 = 1,
38 YCC_444 = 2
39};
40
41/*
42 * IEC60958 status bits
43 */
44enum r600_hdmi_iec_status_bits {
45 AUDIO_STATUS_DIG_ENABLE = 0x01,
46 AUDIO_STATUS_V = 0x02,
47 AUDIO_STATUS_VCFG = 0x04,
48 AUDIO_STATUS_EMPHASIS = 0x08,
49 AUDIO_STATUS_COPYRIGHT = 0x10,
50 AUDIO_STATUS_NONAUDIO = 0x20,
51 AUDIO_STATUS_PROFESSIONAL = 0x40,
52 AUDIO_STATUS_LEVEL = 0x80
53};
54
55struct {
56 uint32_t Clock;
57
58 int N_32kHz;
59 int CTS_32kHz;
60
61 int N_44_1kHz;
62 int CTS_44_1kHz;
63
64 int N_48kHz;
65 int CTS_48kHz;
66
67} r600_hdmi_ACR[] = {
68 /* 32kHz 44.1kHz 48kHz */
69 /* Clock N CTS N CTS N CTS */
70 { 25174, 4576, 28125, 7007, 31250, 6864, 28125 }, /* 25,20/1.001 MHz */
71 { 25200, 4096, 25200, 6272, 28000, 6144, 25200 }, /* 25.20 MHz */
72 { 27000, 4096, 27000, 6272, 30000, 6144, 27000 }, /* 27.00 MHz */
73 { 27027, 4096, 27027, 6272, 30030, 6144, 27027 }, /* 27.00*1.001 MHz */
74 { 54000, 4096, 54000, 6272, 60000, 6144, 54000 }, /* 54.00 MHz */
75 { 54054, 4096, 54054, 6272, 60060, 6144, 54054 }, /* 54.00*1.001 MHz */
76 { 74175, 11648, 210937, 17836, 234375, 11648, 140625 }, /* 74.25/1.001 MHz */
77 { 74250, 4096, 74250, 6272, 82500, 6144, 74250 }, /* 74.25 MHz */
78 { 148351, 11648, 421875, 8918, 234375, 5824, 140625 }, /* 148.50/1.001 MHz */
79 { 148500, 4096, 148500, 6272, 165000, 6144, 148500 }, /* 148.50 MHz */
80 { 0, 4096, 0, 6272, 0, 6144, 0 } /* Other */
81};
82
83/*
84 * calculate CTS value if it's not found in the table
85 */
86static void r600_hdmi_calc_CTS(uint32_t clock, int *CTS, int N, int freq)
87{
88 if (*CTS == 0)
89 *CTS = clock * N / (128 * freq) * 1000;
90 DRM_DEBUG("Using ACR timing N=%d CTS=%d for frequency %d\n",
91 N, *CTS, freq);
92}
93
94/*
95 * update the N and CTS parameters for a given pixel clock rate
96 */
97static void r600_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock)
98{
99 struct drm_device *dev = encoder->dev;
100 struct radeon_device *rdev = dev->dev_private;
101 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
102 int CTS;
103 int N;
104 int i;
105
106 for (i = 0; r600_hdmi_ACR[i].Clock != clock && r600_hdmi_ACR[i].Clock != 0; i++);
107
108 CTS = r600_hdmi_ACR[i].CTS_32kHz;
109 N = r600_hdmi_ACR[i].N_32kHz;
110 r600_hdmi_calc_CTS(clock, &CTS, N, 32000);
111 WREG32(offset+R600_HDMI_32kHz_CTS, CTS << 12);
112 WREG32(offset+R600_HDMI_32kHz_N, N);
113
114 CTS = r600_hdmi_ACR[i].CTS_44_1kHz;
115 N = r600_hdmi_ACR[i].N_44_1kHz;
116 r600_hdmi_calc_CTS(clock, &CTS, N, 44100);
117 WREG32(offset+R600_HDMI_44_1kHz_CTS, CTS << 12);
118 WREG32(offset+R600_HDMI_44_1kHz_N, N);
119
120 CTS = r600_hdmi_ACR[i].CTS_48kHz;
121 N = r600_hdmi_ACR[i].N_48kHz;
122 r600_hdmi_calc_CTS(clock, &CTS, N, 48000);
123 WREG32(offset+R600_HDMI_48kHz_CTS, CTS << 12);
124 WREG32(offset+R600_HDMI_48kHz_N, N);
125}
126
127/*
128 * calculate the crc for a given info frame
129 */
130static void r600_hdmi_infoframe_checksum(uint8_t packetType,
131 uint8_t versionNumber,
132 uint8_t length,
133 uint8_t *frame)
134{
135 int i;
136 frame[0] = packetType + versionNumber + length;
137 for (i = 1; i <= length; i++)
138 frame[0] += frame[i];
139 frame[0] = 0x100 - frame[0];
140}
141
142/*
143 * build a HDMI Video Info Frame
144 */
145static void r600_hdmi_videoinfoframe(
146 struct drm_encoder *encoder,
147 enum r600_hdmi_color_format color_format,
148 int active_information_present,
149 uint8_t active_format_aspect_ratio,
150 uint8_t scan_information,
151 uint8_t colorimetry,
152 uint8_t ex_colorimetry,
153 uint8_t quantization,
154 int ITC,
155 uint8_t picture_aspect_ratio,
156 uint8_t video_format_identification,
157 uint8_t pixel_repetition,
158 uint8_t non_uniform_picture_scaling,
159 uint8_t bar_info_data_valid,
160 uint16_t top_bar,
161 uint16_t bottom_bar,
162 uint16_t left_bar,
163 uint16_t right_bar
164)
165{
166 struct drm_device *dev = encoder->dev;
167 struct radeon_device *rdev = dev->dev_private;
168 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
169
170 uint8_t frame[14];
171
172 frame[0x0] = 0;
173 frame[0x1] =
174 (scan_information & 0x3) |
175 ((bar_info_data_valid & 0x3) << 2) |
176 ((active_information_present & 0x1) << 4) |
177 ((color_format & 0x3) << 5);
178 frame[0x2] =
179 (active_format_aspect_ratio & 0xF) |
180 ((picture_aspect_ratio & 0x3) << 4) |
181 ((colorimetry & 0x3) << 6);
182 frame[0x3] =
183 (non_uniform_picture_scaling & 0x3) |
184 ((quantization & 0x3) << 2) |
185 ((ex_colorimetry & 0x7) << 4) |
186 ((ITC & 0x1) << 7);
187 frame[0x4] = (video_format_identification & 0x7F);
188 frame[0x5] = (pixel_repetition & 0xF);
189 frame[0x6] = (top_bar & 0xFF);
190 frame[0x7] = (top_bar >> 8);
191 frame[0x8] = (bottom_bar & 0xFF);
192 frame[0x9] = (bottom_bar >> 8);
193 frame[0xA] = (left_bar & 0xFF);
194 frame[0xB] = (left_bar >> 8);
195 frame[0xC] = (right_bar & 0xFF);
196 frame[0xD] = (right_bar >> 8);
197
198 r600_hdmi_infoframe_checksum(0x82, 0x02, 0x0D, frame);
199
200 WREG32(offset+R600_HDMI_VIDEOINFOFRAME_0,
201 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
202 WREG32(offset+R600_HDMI_VIDEOINFOFRAME_1,
203 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
204 WREG32(offset+R600_HDMI_VIDEOINFOFRAME_2,
205 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
206 WREG32(offset+R600_HDMI_VIDEOINFOFRAME_3,
207 frame[0xC] | (frame[0xD] << 8));
208}
209
210/*
211 * build a Audio Info Frame
212 */
213static void r600_hdmi_audioinfoframe(
214 struct drm_encoder *encoder,
215 uint8_t channel_count,
216 uint8_t coding_type,
217 uint8_t sample_size,
218 uint8_t sample_frequency,
219 uint8_t format,
220 uint8_t channel_allocation,
221 uint8_t level_shift,
222 int downmix_inhibit
223)
224{
225 struct drm_device *dev = encoder->dev;
226 struct radeon_device *rdev = dev->dev_private;
227 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
228
229 uint8_t frame[11];
230
231 frame[0x0] = 0;
232 frame[0x1] = (channel_count & 0x7) | ((coding_type & 0xF) << 4);
233 frame[0x2] = (sample_size & 0x3) | ((sample_frequency & 0x7) << 2);
234 frame[0x3] = format;
235 frame[0x4] = channel_allocation;
236 frame[0x5] = ((level_shift & 0xF) << 3) | ((downmix_inhibit & 0x1) << 7);
237 frame[0x6] = 0;
238 frame[0x7] = 0;
239 frame[0x8] = 0;
240 frame[0x9] = 0;
241 frame[0xA] = 0;
242
243 r600_hdmi_infoframe_checksum(0x84, 0x01, 0x0A, frame);
244
245 WREG32(offset+R600_HDMI_AUDIOINFOFRAME_0,
246 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
247 WREG32(offset+R600_HDMI_AUDIOINFOFRAME_1,
248 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x8] << 24));
249}
250
251/*
252 * test if audio buffer is filled enough to start playing
253 */
254static int r600_hdmi_is_audio_buffer_filled(struct drm_encoder *encoder)
255{
256 struct drm_device *dev = encoder->dev;
257 struct radeon_device *rdev = dev->dev_private;
258 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
259
260 return (RREG32(offset+R600_HDMI_STATUS) & 0x10) != 0;
261}
262
263/*
264 * have buffer status changed since last call?
265 */
266int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder)
267{
268 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
269 int status, result;
270
271 if (!radeon_encoder->hdmi_offset)
272 return 0;
273
274 status = r600_hdmi_is_audio_buffer_filled(encoder);
275 result = radeon_encoder->hdmi_buffer_status != status;
276 radeon_encoder->hdmi_buffer_status = status;
277
278 return result;
279}
280
281/*
282 * write the audio workaround status to the hardware
283 */
284void r600_hdmi_audio_workaround(struct drm_encoder *encoder)
285{
286 struct drm_device *dev = encoder->dev;
287 struct radeon_device *rdev = dev->dev_private;
288 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
289 uint32_t offset = radeon_encoder->hdmi_offset;
290
291 if (!offset)
292 return;
293
294 if (!radeon_encoder->hdmi_audio_workaround ||
295 r600_hdmi_is_audio_buffer_filled(encoder)) {
296
297 /* disable audio workaround */
298 WREG32_P(offset+R600_HDMI_CNTL, 0x00000001, ~0x00001001);
299
300 } else {
301 /* enable audio workaround */
302 WREG32_P(offset+R600_HDMI_CNTL, 0x00001001, ~0x00001001);
303 }
304}
305
306
307/*
308 * update the info frames with the data from the current display mode
309 */
310void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode)
311{
312 struct drm_device *dev = encoder->dev;
313 struct radeon_device *rdev = dev->dev_private;
314 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
315
316 if (ASIC_IS_DCE4(rdev))
317 return;
318
319 if (!offset)
320 return;
321
322 r600_audio_set_clock(encoder, mode->clock);
323
324 WREG32(offset+R600_HDMI_UNKNOWN_0, 0x1000);
325 WREG32(offset+R600_HDMI_UNKNOWN_1, 0x0);
326 WREG32(offset+R600_HDMI_UNKNOWN_2, 0x1000);
327
328 r600_hdmi_update_ACR(encoder, mode->clock);
329
330 WREG32(offset+R600_HDMI_VIDEOCNTL, 0x13);
331
332 WREG32(offset+R600_HDMI_VERSION, 0x202);
333
334 r600_hdmi_videoinfoframe(encoder, RGB, 0, 0, 0, 0,
335 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0);
336
337 /* it's unknown what these bits do excatly, but it's indeed quite useful for debugging */
338 WREG32(offset+R600_HDMI_AUDIO_DEBUG_0, 0x00FFFFFF);
339 WREG32(offset+R600_HDMI_AUDIO_DEBUG_1, 0x007FFFFF);
340 WREG32(offset+R600_HDMI_AUDIO_DEBUG_2, 0x00000001);
341 WREG32(offset+R600_HDMI_AUDIO_DEBUG_3, 0x00000001);
342
343 r600_hdmi_audio_workaround(encoder);
344
345 /* audio packets per line, does anyone know how to calc this ? */
346 WREG32_P(offset+R600_HDMI_CNTL, 0x00040000, ~0x001F0000);
347}
348
349/*
350 * update settings with current parameters from audio engine
351 */
352void r600_hdmi_update_audio_settings(struct drm_encoder *encoder)
353{
354 struct drm_device *dev = encoder->dev;
355 struct radeon_device *rdev = dev->dev_private;
356 uint32_t offset = to_radeon_encoder(encoder)->hdmi_offset;
357
358 int channels = r600_audio_channels(rdev);
359 int rate = r600_audio_rate(rdev);
360 int bps = r600_audio_bits_per_sample(rdev);
361 uint8_t status_bits = r600_audio_status_bits(rdev);
362 uint8_t category_code = r600_audio_category_code(rdev);
363
364 uint32_t iec;
365
366 if (!offset)
367 return;
368
369 DRM_DEBUG("%s with %d channels, %d Hz sampling rate, %d bits per sample,\n",
370 r600_hdmi_is_audio_buffer_filled(encoder) ? "playing" : "stopped",
371 channels, rate, bps);
372 DRM_DEBUG("0x%02X IEC60958 status bits and 0x%02X category code\n",
373 (int)status_bits, (int)category_code);
374
375 iec = 0;
376 if (status_bits & AUDIO_STATUS_PROFESSIONAL)
377 iec |= 1 << 0;
378 if (status_bits & AUDIO_STATUS_NONAUDIO)
379 iec |= 1 << 1;
380 if (status_bits & AUDIO_STATUS_COPYRIGHT)
381 iec |= 1 << 2;
382 if (status_bits & AUDIO_STATUS_EMPHASIS)
383 iec |= 1 << 3;
384
385 iec |= category_code << 8;
386
387 switch (rate) {
388 case 32000: iec |= 0x3 << 24; break;
389 case 44100: iec |= 0x0 << 24; break;
390 case 88200: iec |= 0x8 << 24; break;
391 case 176400: iec |= 0xc << 24; break;
392 case 48000: iec |= 0x2 << 24; break;
393 case 96000: iec |= 0xa << 24; break;
394 case 192000: iec |= 0xe << 24; break;
395 }
396
397 WREG32(offset+R600_HDMI_IEC60958_1, iec);
398
399 iec = 0;
400 switch (bps) {
401 case 16: iec |= 0x2; break;
402 case 20: iec |= 0x3; break;
403 case 24: iec |= 0xb; break;
404 }
405 if (status_bits & AUDIO_STATUS_V)
406 iec |= 0x5 << 16;
407
408 WREG32_P(offset+R600_HDMI_IEC60958_2, iec, ~0x5000f);
409
410 /* 0x021 or 0x031 sets the audio frame length */
411 WREG32(offset+R600_HDMI_AUDIOCNTL, 0x31);
412 r600_hdmi_audioinfoframe(encoder, channels-1, 0, 0, 0, 0, 0, 0, 0);
413
414 r600_hdmi_audio_workaround(encoder);
415}
416
417static int r600_hdmi_find_free_block(struct drm_device *dev)
418{
419 struct radeon_device *rdev = dev->dev_private;
420 struct drm_encoder *encoder;
421 struct radeon_encoder *radeon_encoder;
422 bool free_blocks[3] = { true, true, true };
423
424 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
425 radeon_encoder = to_radeon_encoder(encoder);
426 switch (radeon_encoder->hdmi_offset) {
427 case R600_HDMI_BLOCK1:
428 free_blocks[0] = false;
429 break;
430 case R600_HDMI_BLOCK2:
431 free_blocks[1] = false;
432 break;
433 case R600_HDMI_BLOCK3:
434 free_blocks[2] = false;
435 break;
436 }
437 }
438
439 if (rdev->family == CHIP_RS600 || rdev->family == CHIP_RS690 ||
440 rdev->family == CHIP_RS740) {
441 return free_blocks[0] ? R600_HDMI_BLOCK1 : 0;
442 } else if (rdev->family >= CHIP_R600) {
443 if (free_blocks[0])
444 return R600_HDMI_BLOCK1;
445 else if (free_blocks[1])
446 return R600_HDMI_BLOCK2;
447 }
448 return 0;
449}
450
451static void r600_hdmi_assign_block(struct drm_encoder *encoder)
452{
453 struct drm_device *dev = encoder->dev;
454 struct radeon_device *rdev = dev->dev_private;
455 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
456 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
457
458 if (!dig) {
459 dev_err(rdev->dev, "Enabling HDMI on non-dig encoder\n");
460 return;
461 }
462
463 if (ASIC_IS_DCE4(rdev)) {
464 /* TODO */
465 } else if (ASIC_IS_DCE3(rdev)) {
466 radeon_encoder->hdmi_offset = dig->dig_encoder ?
467 R600_HDMI_BLOCK3 : R600_HDMI_BLOCK1;
468 if (ASIC_IS_DCE32(rdev))
469 radeon_encoder->hdmi_config_offset = dig->dig_encoder ?
470 R600_HDMI_CONFIG2 : R600_HDMI_CONFIG1;
471 } else if (rdev->family >= CHIP_R600 || rdev->family == CHIP_RS600 ||
472 rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
473 radeon_encoder->hdmi_offset = r600_hdmi_find_free_block(dev);
474 }
475}
476
477/*
478 * enable the HDMI engine
479 */
480void r600_hdmi_enable(struct drm_encoder *encoder)
481{
482 struct drm_device *dev = encoder->dev;
483 struct radeon_device *rdev = dev->dev_private;
484 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
485 uint32_t offset;
486
487 if (ASIC_IS_DCE4(rdev))
488 return;
489
490 if (!radeon_encoder->hdmi_offset) {
491 r600_hdmi_assign_block(encoder);
492 if (!radeon_encoder->hdmi_offset) {
493 dev_warn(rdev->dev, "Could not find HDMI block for "
494 "0x%x encoder\n", radeon_encoder->encoder_id);
495 return;
496 }
497 }
498
499 offset = radeon_encoder->hdmi_offset;
500 if (ASIC_IS_DCE32(rdev) && !ASIC_IS_DCE4(rdev)) {
501 WREG32_P(radeon_encoder->hdmi_config_offset + 0x4, 0x1, ~0x1);
502 } else if (rdev->family >= CHIP_R600 && !ASIC_IS_DCE3(rdev)) {
503 switch (radeon_encoder->encoder_id) {
504 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
505 WREG32_P(AVIVO_TMDSA_CNTL, 0x4, ~0x4);
506 WREG32(offset + R600_HDMI_ENABLE, 0x101);
507 break;
508 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
509 WREG32_P(AVIVO_LVTMA_CNTL, 0x4, ~0x4);
510 WREG32(offset + R600_HDMI_ENABLE, 0x105);
511 break;
512 default:
513 dev_err(rdev->dev, "Unknown HDMI output type\n");
514 break;
515 }
516 }
517
518 if (rdev->irq.installed
519 && rdev->family != CHIP_RS600
520 && rdev->family != CHIP_RS690
521 && rdev->family != CHIP_RS740) {
522
523 /* if irq is available use it */
524 rdev->irq.hdmi[offset == R600_HDMI_BLOCK1 ? 0 : 1] = true;
525 radeon_irq_set(rdev);
526
527 r600_audio_disable_polling(encoder);
528 } else {
529 /* if not fallback to polling */
530 r600_audio_enable_polling(encoder);
531 }
532
533 DRM_DEBUG("Enabling HDMI interface @ 0x%04X for encoder 0x%x\n",
534 radeon_encoder->hdmi_offset, radeon_encoder->encoder_id);
535}
536
537/*
538 * disable the HDMI engine
539 */
540void r600_hdmi_disable(struct drm_encoder *encoder)
541{
542 struct drm_device *dev = encoder->dev;
543 struct radeon_device *rdev = dev->dev_private;
544 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
545 uint32_t offset;
546
547 if (ASIC_IS_DCE4(rdev))
548 return;
549
550 offset = radeon_encoder->hdmi_offset;
551 if (!offset) {
552 dev_err(rdev->dev, "Disabling not enabled HDMI\n");
553 return;
554 }
555
556 DRM_DEBUG("Disabling HDMI interface @ 0x%04X for encoder 0x%x\n",
557 offset, radeon_encoder->encoder_id);
558
559 /* disable irq */
560 rdev->irq.hdmi[offset == R600_HDMI_BLOCK1 ? 0 : 1] = false;
561 radeon_irq_set(rdev);
562
563 /* disable polling */
564 r600_audio_disable_polling(encoder);
565
566 if (ASIC_IS_DCE32(rdev) && !ASIC_IS_DCE4(rdev)) {
567 WREG32_P(radeon_encoder->hdmi_config_offset + 0x4, 0, ~0x1);
568 } else if (rdev->family >= CHIP_R600 && !ASIC_IS_DCE3(rdev)) {
569 switch (radeon_encoder->encoder_id) {
570 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
571 WREG32_P(AVIVO_TMDSA_CNTL, 0, ~0x4);
572 WREG32(offset + R600_HDMI_ENABLE, 0);
573 break;
574 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
575 WREG32_P(AVIVO_LVTMA_CNTL, 0, ~0x4);
576 WREG32(offset + R600_HDMI_ENABLE, 0);
577 break;
578 default:
579 dev_err(rdev->dev, "Unknown HDMI output type\n");
580 break;
581 }
582 }
583
584 radeon_encoder->hdmi_offset = 0;
585 radeon_encoder->hdmi_config_offset = 0;
586}
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Christian König.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Christian König
25 */
26#include <linux/hdmi.h>
27#include <linux/gcd.h>
28#include <drm/drmP.h>
29#include <drm/radeon_drm.h>
30#include "radeon.h"
31#include "radeon_asic.h"
32#include "radeon_audio.h"
33#include "r600d.h"
34#include "atom.h"
35
36/*
37 * HDMI color format
38 */
39enum r600_hdmi_color_format {
40 RGB = 0,
41 YCC_422 = 1,
42 YCC_444 = 2
43};
44
45/*
46 * IEC60958 status bits
47 */
48enum r600_hdmi_iec_status_bits {
49 AUDIO_STATUS_DIG_ENABLE = 0x01,
50 AUDIO_STATUS_V = 0x02,
51 AUDIO_STATUS_VCFG = 0x04,
52 AUDIO_STATUS_EMPHASIS = 0x08,
53 AUDIO_STATUS_COPYRIGHT = 0x10,
54 AUDIO_STATUS_NONAUDIO = 0x20,
55 AUDIO_STATUS_PROFESSIONAL = 0x40,
56 AUDIO_STATUS_LEVEL = 0x80
57};
58
59static struct r600_audio_pin r600_audio_status(struct radeon_device *rdev)
60{
61 struct r600_audio_pin status;
62 uint32_t value;
63
64 value = RREG32(R600_AUDIO_RATE_BPS_CHANNEL);
65
66 /* number of channels */
67 status.channels = (value & 0x7) + 1;
68
69 /* bits per sample */
70 switch ((value & 0xF0) >> 4) {
71 case 0x0:
72 status.bits_per_sample = 8;
73 break;
74 case 0x1:
75 status.bits_per_sample = 16;
76 break;
77 case 0x2:
78 status.bits_per_sample = 20;
79 break;
80 case 0x3:
81 status.bits_per_sample = 24;
82 break;
83 case 0x4:
84 status.bits_per_sample = 32;
85 break;
86 default:
87 dev_err(rdev->dev, "Unknown bits per sample 0x%x, using 16\n",
88 (int)value);
89 status.bits_per_sample = 16;
90 }
91
92 /* current sampling rate in HZ */
93 if (value & 0x4000)
94 status.rate = 44100;
95 else
96 status.rate = 48000;
97 status.rate *= ((value >> 11) & 0x7) + 1;
98 status.rate /= ((value >> 8) & 0x7) + 1;
99
100 value = RREG32(R600_AUDIO_STATUS_BITS);
101
102 /* iec 60958 status bits */
103 status.status_bits = value & 0xff;
104
105 /* iec 60958 category code */
106 status.category_code = (value >> 8) & 0xff;
107
108 return status;
109}
110
111/*
112 * update all hdmi interfaces with current audio parameters
113 */
114void r600_audio_update_hdmi(struct work_struct *work)
115{
116 struct radeon_device *rdev = container_of(work, struct radeon_device,
117 audio_work);
118 struct drm_device *dev = rdev->ddev;
119 struct r600_audio_pin audio_status = r600_audio_status(rdev);
120 struct drm_encoder *encoder;
121 bool changed = false;
122
123 if (rdev->audio.pin[0].channels != audio_status.channels ||
124 rdev->audio.pin[0].rate != audio_status.rate ||
125 rdev->audio.pin[0].bits_per_sample != audio_status.bits_per_sample ||
126 rdev->audio.pin[0].status_bits != audio_status.status_bits ||
127 rdev->audio.pin[0].category_code != audio_status.category_code) {
128 rdev->audio.pin[0] = audio_status;
129 changed = true;
130 }
131
132 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
133 if (!radeon_encoder_is_digital(encoder))
134 continue;
135 if (changed || r600_hdmi_buffer_status_changed(encoder))
136 r600_hdmi_update_audio_settings(encoder);
137 }
138}
139
140/* enable the audio stream */
141void r600_audio_enable(struct radeon_device *rdev,
142 struct r600_audio_pin *pin,
143 u8 enable_mask)
144{
145 u32 tmp = RREG32(AZ_HOT_PLUG_CONTROL);
146
147 if (!pin)
148 return;
149
150 if (enable_mask) {
151 tmp |= AUDIO_ENABLED;
152 if (enable_mask & 1)
153 tmp |= PIN0_AUDIO_ENABLED;
154 if (enable_mask & 2)
155 tmp |= PIN1_AUDIO_ENABLED;
156 if (enable_mask & 4)
157 tmp |= PIN2_AUDIO_ENABLED;
158 if (enable_mask & 8)
159 tmp |= PIN3_AUDIO_ENABLED;
160 } else {
161 tmp &= ~(AUDIO_ENABLED |
162 PIN0_AUDIO_ENABLED |
163 PIN1_AUDIO_ENABLED |
164 PIN2_AUDIO_ENABLED |
165 PIN3_AUDIO_ENABLED);
166 }
167
168 WREG32(AZ_HOT_PLUG_CONTROL, tmp);
169}
170
171struct r600_audio_pin *r600_audio_get_pin(struct radeon_device *rdev)
172{
173 /* only one pin on 6xx-NI */
174 return &rdev->audio.pin[0];
175}
176
177void r600_hdmi_update_acr(struct drm_encoder *encoder, long offset,
178 const struct radeon_hdmi_acr *acr)
179{
180 struct drm_device *dev = encoder->dev;
181 struct radeon_device *rdev = dev->dev_private;
182
183 /* DCE 3.0 uses register that's normally for CRC_CONTROL */
184 uint32_t acr_ctl = ASIC_IS_DCE3(rdev) ? DCE3_HDMI0_ACR_PACKET_CONTROL :
185 HDMI0_ACR_PACKET_CONTROL;
186 WREG32_P(acr_ctl + offset,
187 HDMI0_ACR_SOURCE | /* select SW CTS value */
188 HDMI0_ACR_AUTO_SEND, /* allow hw to sent ACR packets when required */
189 ~(HDMI0_ACR_SOURCE |
190 HDMI0_ACR_AUTO_SEND));
191
192 WREG32_P(HDMI0_ACR_32_0 + offset,
193 HDMI0_ACR_CTS_32(acr->cts_32khz),
194 ~HDMI0_ACR_CTS_32_MASK);
195 WREG32_P(HDMI0_ACR_32_1 + offset,
196 HDMI0_ACR_N_32(acr->n_32khz),
197 ~HDMI0_ACR_N_32_MASK);
198
199 WREG32_P(HDMI0_ACR_44_0 + offset,
200 HDMI0_ACR_CTS_44(acr->cts_44_1khz),
201 ~HDMI0_ACR_CTS_44_MASK);
202 WREG32_P(HDMI0_ACR_44_1 + offset,
203 HDMI0_ACR_N_44(acr->n_44_1khz),
204 ~HDMI0_ACR_N_44_MASK);
205
206 WREG32_P(HDMI0_ACR_48_0 + offset,
207 HDMI0_ACR_CTS_48(acr->cts_48khz),
208 ~HDMI0_ACR_CTS_48_MASK);
209 WREG32_P(HDMI0_ACR_48_1 + offset,
210 HDMI0_ACR_N_48(acr->n_48khz),
211 ~HDMI0_ACR_N_48_MASK);
212}
213
214/*
215 * build a HDMI Video Info Frame
216 */
217void r600_set_avi_packet(struct radeon_device *rdev, u32 offset,
218 unsigned char *buffer, size_t size)
219{
220 uint8_t *frame = buffer + 3;
221
222 WREG32(HDMI0_AVI_INFO0 + offset,
223 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
224 WREG32(HDMI0_AVI_INFO1 + offset,
225 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
226 WREG32(HDMI0_AVI_INFO2 + offset,
227 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
228 WREG32(HDMI0_AVI_INFO3 + offset,
229 frame[0xC] | (frame[0xD] << 8) | (buffer[1] << 24));
230
231 WREG32_OR(HDMI0_INFOFRAME_CONTROL1 + offset,
232 HDMI0_AVI_INFO_LINE(2)); /* anything other than 0 */
233
234 WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,
235 HDMI0_AVI_INFO_SEND | /* enable AVI info frames */
236 HDMI0_AVI_INFO_CONT); /* send AVI info frames every frame/field */
237
238}
239
240/*
241 * build a Audio Info Frame
242 */
243static void r600_hdmi_update_audio_infoframe(struct drm_encoder *encoder,
244 const void *buffer, size_t size)
245{
246 struct drm_device *dev = encoder->dev;
247 struct radeon_device *rdev = dev->dev_private;
248 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
249 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
250 uint32_t offset = dig->afmt->offset;
251 const u8 *frame = buffer + 3;
252
253 WREG32(HDMI0_AUDIO_INFO0 + offset,
254 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
255 WREG32(HDMI0_AUDIO_INFO1 + offset,
256 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x8] << 24));
257}
258
259/*
260 * test if audio buffer is filled enough to start playing
261 */
262static bool r600_hdmi_is_audio_buffer_filled(struct drm_encoder *encoder)
263{
264 struct drm_device *dev = encoder->dev;
265 struct radeon_device *rdev = dev->dev_private;
266 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
267 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
268 uint32_t offset = dig->afmt->offset;
269
270 return (RREG32(HDMI0_STATUS + offset) & 0x10) != 0;
271}
272
273/*
274 * have buffer status changed since last call?
275 */
276int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder)
277{
278 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
279 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
280 int status, result;
281
282 if (!dig->afmt || !dig->afmt->enabled)
283 return 0;
284
285 status = r600_hdmi_is_audio_buffer_filled(encoder);
286 result = dig->afmt->last_buffer_filled_status != status;
287 dig->afmt->last_buffer_filled_status = status;
288
289 return result;
290}
291
292/*
293 * write the audio workaround status to the hardware
294 */
295void r600_hdmi_audio_workaround(struct drm_encoder *encoder)
296{
297 struct drm_device *dev = encoder->dev;
298 struct radeon_device *rdev = dev->dev_private;
299 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
300 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
301 uint32_t offset = dig->afmt->offset;
302 bool hdmi_audio_workaround = false; /* FIXME */
303 u32 value;
304
305 if (!hdmi_audio_workaround ||
306 r600_hdmi_is_audio_buffer_filled(encoder))
307 value = 0; /* disable workaround */
308 else
309 value = HDMI0_AUDIO_TEST_EN; /* enable workaround */
310 WREG32_P(HDMI0_AUDIO_PACKET_CONTROL + offset,
311 value, ~HDMI0_AUDIO_TEST_EN);
312}
313
314void r600_hdmi_audio_set_dto(struct radeon_device *rdev,
315 struct radeon_crtc *crtc, unsigned int clock)
316{
317 struct radeon_encoder *radeon_encoder;
318 struct radeon_encoder_atom_dig *dig;
319
320 if (!crtc)
321 return;
322
323 radeon_encoder = to_radeon_encoder(crtc->encoder);
324 dig = radeon_encoder->enc_priv;
325
326 if (!dig)
327 return;
328
329 if (dig->dig_encoder == 0) {
330 WREG32(DCCG_AUDIO_DTO0_PHASE, 24000 * 100);
331 WREG32(DCCG_AUDIO_DTO0_MODULE, clock * 100);
332 WREG32(DCCG_AUDIO_DTO_SELECT, 0); /* select DTO0 */
333 } else {
334 WREG32(DCCG_AUDIO_DTO1_PHASE, 24000 * 100);
335 WREG32(DCCG_AUDIO_DTO1_MODULE, clock * 100);
336 WREG32(DCCG_AUDIO_DTO_SELECT, 1); /* select DTO1 */
337 }
338}
339
340void r600_set_vbi_packet(struct drm_encoder *encoder, u32 offset)
341{
342 struct drm_device *dev = encoder->dev;
343 struct radeon_device *rdev = dev->dev_private;
344
345 WREG32_OR(HDMI0_VBI_PACKET_CONTROL + offset,
346 HDMI0_NULL_SEND | /* send null packets when required */
347 HDMI0_GC_SEND | /* send general control packets */
348 HDMI0_GC_CONT); /* send general control packets every frame */
349}
350
351void r600_set_audio_packet(struct drm_encoder *encoder, u32 offset)
352{
353 struct drm_device *dev = encoder->dev;
354 struct radeon_device *rdev = dev->dev_private;
355
356 WREG32_P(HDMI0_AUDIO_PACKET_CONTROL + offset,
357 HDMI0_AUDIO_SAMPLE_SEND | /* send audio packets */
358 HDMI0_AUDIO_DELAY_EN(1) | /* default audio delay */
359 HDMI0_AUDIO_PACKETS_PER_LINE(3) | /* should be suffient for all audio modes and small enough for all hblanks */
360 HDMI0_60958_CS_UPDATE, /* allow 60958 channel status fields to be updated */
361 ~(HDMI0_AUDIO_SAMPLE_SEND |
362 HDMI0_AUDIO_DELAY_EN_MASK |
363 HDMI0_AUDIO_PACKETS_PER_LINE_MASK |
364 HDMI0_60958_CS_UPDATE));
365
366 WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,
367 HDMI0_AUDIO_INFO_SEND | /* enable audio info frames (frames won't be set until audio is enabled) */
368 HDMI0_AUDIO_INFO_UPDATE); /* required for audio info values to be updated */
369
370 WREG32_P(HDMI0_INFOFRAME_CONTROL1 + offset,
371 HDMI0_AUDIO_INFO_LINE(2), /* anything other than 0 */
372 ~HDMI0_AUDIO_INFO_LINE_MASK);
373
374 WREG32_AND(HDMI0_GENERIC_PACKET_CONTROL + offset,
375 ~(HDMI0_GENERIC0_SEND |
376 HDMI0_GENERIC0_CONT |
377 HDMI0_GENERIC0_UPDATE |
378 HDMI0_GENERIC1_SEND |
379 HDMI0_GENERIC1_CONT |
380 HDMI0_GENERIC0_LINE_MASK |
381 HDMI0_GENERIC1_LINE_MASK));
382
383 WREG32_P(HDMI0_60958_0 + offset,
384 HDMI0_60958_CS_CHANNEL_NUMBER_L(1),
385 ~(HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK |
386 HDMI0_60958_CS_CLOCK_ACCURACY_MASK));
387
388 WREG32_P(HDMI0_60958_1 + offset,
389 HDMI0_60958_CS_CHANNEL_NUMBER_R(2),
390 ~HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK);
391}
392
393void r600_set_mute(struct drm_encoder *encoder, u32 offset, bool mute)
394{
395 struct drm_device *dev = encoder->dev;
396 struct radeon_device *rdev = dev->dev_private;
397
398 if (mute)
399 WREG32_OR(HDMI0_GC + offset, HDMI0_GC_AVMUTE);
400 else
401 WREG32_AND(HDMI0_GC + offset, ~HDMI0_GC_AVMUTE);
402}
403
404/**
405 * r600_hdmi_update_audio_settings - Update audio infoframe
406 *
407 * @encoder: drm encoder
408 *
409 * Gets info about current audio stream and updates audio infoframe.
410 */
411void r600_hdmi_update_audio_settings(struct drm_encoder *encoder)
412{
413 struct drm_device *dev = encoder->dev;
414 struct radeon_device *rdev = dev->dev_private;
415 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
416 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
417 struct r600_audio_pin audio = r600_audio_status(rdev);
418 uint8_t buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AUDIO_INFOFRAME_SIZE];
419 struct hdmi_audio_infoframe frame;
420 uint32_t offset;
421 uint32_t value;
422 ssize_t err;
423
424 if (!dig->afmt || !dig->afmt->enabled)
425 return;
426 offset = dig->afmt->offset;
427
428 DRM_DEBUG("%s with %d channels, %d Hz sampling rate, %d bits per sample,\n",
429 r600_hdmi_is_audio_buffer_filled(encoder) ? "playing" : "stopped",
430 audio.channels, audio.rate, audio.bits_per_sample);
431 DRM_DEBUG("0x%02X IEC60958 status bits and 0x%02X category code\n",
432 (int)audio.status_bits, (int)audio.category_code);
433
434 err = hdmi_audio_infoframe_init(&frame);
435 if (err < 0) {
436 DRM_ERROR("failed to setup audio infoframe\n");
437 return;
438 }
439
440 frame.channels = audio.channels;
441
442 err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer));
443 if (err < 0) {
444 DRM_ERROR("failed to pack audio infoframe\n");
445 return;
446 }
447
448 value = RREG32(HDMI0_AUDIO_PACKET_CONTROL + offset);
449 if (value & HDMI0_AUDIO_TEST_EN)
450 WREG32(HDMI0_AUDIO_PACKET_CONTROL + offset,
451 value & ~HDMI0_AUDIO_TEST_EN);
452
453 WREG32_OR(HDMI0_CONTROL + offset,
454 HDMI0_ERROR_ACK);
455
456 WREG32_AND(HDMI0_INFOFRAME_CONTROL0 + offset,
457 ~HDMI0_AUDIO_INFO_SOURCE);
458
459 r600_hdmi_update_audio_infoframe(encoder, buffer, sizeof(buffer));
460
461 WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,
462 HDMI0_AUDIO_INFO_CONT |
463 HDMI0_AUDIO_INFO_UPDATE);
464}
465
466/*
467 * enable the HDMI engine
468 */
469void r600_hdmi_enable(struct drm_encoder *encoder, bool enable)
470{
471 struct drm_device *dev = encoder->dev;
472 struct radeon_device *rdev = dev->dev_private;
473 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
474 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
475 u32 hdmi = HDMI0_ERROR_ACK;
476
477 if (!dig || !dig->afmt)
478 return;
479
480 /* Older chipsets require setting HDMI and routing manually */
481 if (!ASIC_IS_DCE3(rdev)) {
482 if (enable)
483 hdmi |= HDMI0_ENABLE;
484 switch (radeon_encoder->encoder_id) {
485 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
486 if (enable) {
487 WREG32_OR(AVIVO_TMDSA_CNTL, AVIVO_TMDSA_CNTL_HDMI_EN);
488 hdmi |= HDMI0_STREAM(HDMI0_STREAM_TMDSA);
489 } else {
490 WREG32_AND(AVIVO_TMDSA_CNTL, ~AVIVO_TMDSA_CNTL_HDMI_EN);
491 }
492 break;
493 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
494 if (enable) {
495 WREG32_OR(AVIVO_LVTMA_CNTL, AVIVO_LVTMA_CNTL_HDMI_EN);
496 hdmi |= HDMI0_STREAM(HDMI0_STREAM_LVTMA);
497 } else {
498 WREG32_AND(AVIVO_LVTMA_CNTL, ~AVIVO_LVTMA_CNTL_HDMI_EN);
499 }
500 break;
501 case ENCODER_OBJECT_ID_INTERNAL_DDI:
502 if (enable) {
503 WREG32_OR(DDIA_CNTL, DDIA_HDMI_EN);
504 hdmi |= HDMI0_STREAM(HDMI0_STREAM_DDIA);
505 } else {
506 WREG32_AND(DDIA_CNTL, ~DDIA_HDMI_EN);
507 }
508 break;
509 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
510 if (enable)
511 hdmi |= HDMI0_STREAM(HDMI0_STREAM_DVOA);
512 break;
513 default:
514 dev_err(rdev->dev, "Invalid encoder for HDMI: 0x%X\n",
515 radeon_encoder->encoder_id);
516 break;
517 }
518 WREG32(HDMI0_CONTROL + dig->afmt->offset, hdmi);
519 }
520
521 if (rdev->irq.installed) {
522 /* if irq is available use it */
523 /* XXX: shouldn't need this on any asics. Double check DCE2/3 */
524 if (enable)
525 radeon_irq_kms_enable_afmt(rdev, dig->afmt->id);
526 else
527 radeon_irq_kms_disable_afmt(rdev, dig->afmt->id);
528 }
529
530 dig->afmt->enabled = enable;
531
532 DRM_DEBUG("%sabling HDMI interface @ 0x%04X for encoder 0x%x\n",
533 enable ? "En" : "Dis", dig->afmt->offset, radeon_encoder->encoder_id);
534}
535