Loading...
Note: File does not exist in v3.1.
1/* Driver for Realtek PCI-Express card reader
2 *
3 * Copyright(c) 2016-2017 Realtek Semiconductor Corp. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2, or (at your option) any
8 * later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License along
16 * with this program; if not, see <http://www.gnu.org/licenses/>.
17 *
18 * Author:
19 * Steven FENG <steven_feng@realsil.com.cn>
20 * Rui FENG <rui_feng@realsil.com.cn>
21 * Wei WANG <wei_wang@realsil.com.cn>
22 */
23
24#include <linux/module.h>
25#include <linux/delay.h>
26#include <linux/rtsx_pci.h>
27
28#include "rts5260.h"
29#include "rtsx_pcr.h"
30
31static u8 rts5260_get_ic_version(struct rtsx_pcr *pcr)
32{
33 u8 val;
34
35 rtsx_pci_read_register(pcr, DUMMY_REG_RESET_0, &val);
36 return val & IC_VERSION_MASK;
37}
38
39static void rts5260_fill_driving(struct rtsx_pcr *pcr, u8 voltage)
40{
41 u8 driving_3v3[6][3] = {
42 {0x94, 0x94, 0x94},
43 {0x11, 0x11, 0x18},
44 {0x55, 0x55, 0x5C},
45 {0x94, 0x94, 0x94},
46 {0x94, 0x94, 0x94},
47 {0xFF, 0xFF, 0xFF},
48 };
49 u8 driving_1v8[6][3] = {
50 {0x9A, 0x89, 0x89},
51 {0xC4, 0xC4, 0xC4},
52 {0x3C, 0x3C, 0x3C},
53 {0x9B, 0x99, 0x99},
54 {0x9A, 0x89, 0x89},
55 {0xFE, 0xFE, 0xFE},
56 };
57 u8 (*driving)[3], drive_sel;
58
59 if (voltage == OUTPUT_3V3) {
60 driving = driving_3v3;
61 drive_sel = pcr->sd30_drive_sel_3v3;
62 } else {
63 driving = driving_1v8;
64 drive_sel = pcr->sd30_drive_sel_1v8;
65 }
66
67 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_CLK_DRIVE_SEL,
68 0xFF, driving[drive_sel][0]);
69 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_CMD_DRIVE_SEL,
70 0xFF, driving[drive_sel][1]);
71 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD30_DAT_DRIVE_SEL,
72 0xFF, driving[drive_sel][2]);
73}
74
75static void rtsx_base_fetch_vendor_settings(struct rtsx_pcr *pcr)
76{
77 u32 reg;
78
79 rtsx_pci_read_config_dword(pcr, PCR_SETTING_REG1, ®);
80 pcr_dbg(pcr, "Cfg 0x%x: 0x%x\n", PCR_SETTING_REG1, reg);
81
82 if (!rtsx_vendor_setting_valid(reg)) {
83 pcr_dbg(pcr, "skip fetch vendor setting\n");
84 return;
85 }
86
87 pcr->aspm_en = rtsx_reg_to_aspm(reg);
88 pcr->sd30_drive_sel_1v8 = rtsx_reg_to_sd30_drive_sel_1v8(reg);
89 pcr->card_drive_sel &= 0x3F;
90 pcr->card_drive_sel |= rtsx_reg_to_card_drive_sel(reg);
91
92 rtsx_pci_read_config_dword(pcr, PCR_SETTING_REG2, ®);
93 pcr_dbg(pcr, "Cfg 0x%x: 0x%x\n", PCR_SETTING_REG2, reg);
94 pcr->sd30_drive_sel_3v3 = rtsx_reg_to_sd30_drive_sel_3v3(reg);
95 if (rtsx_reg_check_reverse_socket(reg))
96 pcr->flags |= PCR_REVERSE_SOCKET;
97}
98
99static void rtsx_base_force_power_down(struct rtsx_pcr *pcr, u8 pm_state)
100{
101 /* Set relink_time to 0 */
102 rtsx_pci_write_register(pcr, AUTOLOAD_CFG_BASE + 1, MASK_8_BIT_DEF, 0);
103 rtsx_pci_write_register(pcr, AUTOLOAD_CFG_BASE + 2, MASK_8_BIT_DEF, 0);
104 rtsx_pci_write_register(pcr, AUTOLOAD_CFG_BASE + 3,
105 RELINK_TIME_MASK, 0);
106
107 if (pm_state == HOST_ENTER_S3)
108 rtsx_pci_write_register(pcr, pcr->reg_pm_ctrl3,
109 D3_DELINK_MODE_EN, D3_DELINK_MODE_EN);
110
111 rtsx_pci_write_register(pcr, FPDCTL, ALL_POWER_DOWN, ALL_POWER_DOWN);
112}
113
114static int rtsx_base_enable_auto_blink(struct rtsx_pcr *pcr)
115{
116 return rtsx_pci_write_register(pcr, OLT_LED_CTL,
117 LED_SHINE_MASK, LED_SHINE_EN);
118}
119
120static int rtsx_base_disable_auto_blink(struct rtsx_pcr *pcr)
121{
122 return rtsx_pci_write_register(pcr, OLT_LED_CTL,
123 LED_SHINE_MASK, LED_SHINE_DISABLE);
124}
125
126static int rts5260_turn_on_led(struct rtsx_pcr *pcr)
127{
128 return rtsx_pci_write_register(pcr, RTS5260_REG_GPIO_CTL0,
129 RTS5260_REG_GPIO_MASK, RTS5260_REG_GPIO_ON);
130}
131
132static int rts5260_turn_off_led(struct rtsx_pcr *pcr)
133{
134 return rtsx_pci_write_register(pcr, RTS5260_REG_GPIO_CTL0,
135 RTS5260_REG_GPIO_MASK, RTS5260_REG_GPIO_OFF);
136}
137
138/* SD Pull Control Enable:
139 * SD_DAT[3:0] ==> pull up
140 * SD_CD ==> pull up
141 * SD_WP ==> pull up
142 * SD_CMD ==> pull up
143 * SD_CLK ==> pull down
144 */
145static const u32 rts5260_sd_pull_ctl_enable_tbl[] = {
146 RTSX_REG_PAIR(CARD_PULL_CTL1, 0x66),
147 RTSX_REG_PAIR(CARD_PULL_CTL2, 0xAA),
148 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xE9),
149 RTSX_REG_PAIR(CARD_PULL_CTL4, 0xAA),
150 0,
151};
152
153/* SD Pull Control Disable:
154 * SD_DAT[3:0] ==> pull down
155 * SD_CD ==> pull up
156 * SD_WP ==> pull down
157 * SD_CMD ==> pull down
158 * SD_CLK ==> pull down
159 */
160static const u32 rts5260_sd_pull_ctl_disable_tbl[] = {
161 RTSX_REG_PAIR(CARD_PULL_CTL1, 0x66),
162 RTSX_REG_PAIR(CARD_PULL_CTL2, 0x55),
163 RTSX_REG_PAIR(CARD_PULL_CTL3, 0xD5),
164 RTSX_REG_PAIR(CARD_PULL_CTL4, 0x55),
165 0,
166};
167
168/* MS Pull Control Enable:
169 * MS CD ==> pull up
170 * others ==> pull down
171 */
172static const u32 rts5260_ms_pull_ctl_enable_tbl[] = {
173 RTSX_REG_PAIR(CARD_PULL_CTL4, 0x55),
174 RTSX_REG_PAIR(CARD_PULL_CTL5, 0x55),
175 RTSX_REG_PAIR(CARD_PULL_CTL6, 0x15),
176 0,
177};
178
179/* MS Pull Control Disable:
180 * MS CD ==> pull up
181 * others ==> pull down
182 */
183static const u32 rts5260_ms_pull_ctl_disable_tbl[] = {
184 RTSX_REG_PAIR(CARD_PULL_CTL4, 0x55),
185 RTSX_REG_PAIR(CARD_PULL_CTL5, 0x55),
186 RTSX_REG_PAIR(CARD_PULL_CTL6, 0x15),
187 0,
188};
189
190static int sd_set_sample_push_timing_sd30(struct rtsx_pcr *pcr)
191{
192 rtsx_pci_write_register(pcr, SD_CFG1, SD_MODE_SELECT_MASK
193 | SD_ASYNC_FIFO_NOT_RST, SD_30_MODE | SD_ASYNC_FIFO_NOT_RST);
194 rtsx_pci_write_register(pcr, CLK_CTL, CLK_LOW_FREQ, CLK_LOW_FREQ);
195 rtsx_pci_write_register(pcr, CARD_CLK_SOURCE, 0xFF,
196 CRC_VAR_CLK0 | SD30_FIX_CLK | SAMPLE_VAR_CLK1);
197 rtsx_pci_write_register(pcr, CLK_CTL, CLK_LOW_FREQ, 0);
198
199 return 0;
200}
201
202static int rts5260_card_power_on(struct rtsx_pcr *pcr, int card)
203{
204 int err = 0;
205 struct rtsx_cr_option *option = &pcr->option;
206
207 if (option->ocp_en)
208 rtsx_pci_enable_ocp(pcr);
209
210 rtsx_pci_init_cmd(pcr);
211 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_CONFIG2,
212 DV331812_VDD1, DV331812_VDD1);
213 err = rtsx_pci_send_cmd(pcr, CMD_TIMEOUT_DEF);
214 if (err < 0)
215 return err;
216
217 rtsx_pci_init_cmd(pcr);
218 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_VCC_CFG0,
219 RTS5260_DVCC_TUNE_MASK, RTS5260_DVCC_33);
220 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_VCC_CFG1,
221 LDO_POW_SDVDD1_MASK, LDO_POW_SDVDD1_ON);
222 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_CONFIG2,
223 DV331812_POWERON, DV331812_POWERON);
224 err = rtsx_pci_send_cmd(pcr, CMD_TIMEOUT_DEF);
225
226 msleep(20);
227
228 if (pcr->extra_caps & EXTRA_CAPS_SD_SDR50 ||
229 pcr->extra_caps & EXTRA_CAPS_SD_SDR104)
230 sd_set_sample_push_timing_sd30(pcr);
231
232 /* Initialize SD_CFG1 register */
233 rtsx_pci_write_register(pcr, SD_CFG1, 0xFF,
234 SD_CLK_DIVIDE_128 | SD_20_MODE);
235
236 rtsx_pci_write_register(pcr, SD_SAMPLE_POINT_CTL,
237 0xFF, SD20_RX_POS_EDGE);
238 rtsx_pci_write_register(pcr, SD_PUSH_POINT_CTL, 0xFF, 0);
239 rtsx_pci_write_register(pcr, CARD_STOP, SD_STOP | SD_CLR_ERR,
240 SD_STOP | SD_CLR_ERR);
241
242 /* Reset SD_CFG3 register */
243 rtsx_pci_write_register(pcr, SD_CFG3, SD30_CLK_END_EN, 0);
244 rtsx_pci_write_register(pcr, REG_SD_STOP_SDCLK_CFG,
245 SD30_CLK_STOP_CFG_EN | SD30_CLK_STOP_CFG1 |
246 SD30_CLK_STOP_CFG0, 0);
247
248 rtsx_pci_write_register(pcr, REG_PRE_RW_MODE, EN_INFINITE_MODE, 0);
249
250 return err;
251}
252
253static int rts5260_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage)
254{
255 switch (voltage) {
256 case OUTPUT_3V3:
257 rtsx_pci_write_register(pcr, LDO_CONFIG2,
258 DV331812_VDD1, DV331812_VDD1);
259 rtsx_pci_write_register(pcr, LDO_DV18_CFG,
260 DV331812_MASK, DV331812_33);
261 rtsx_pci_write_register(pcr, SD_PAD_CTL, SD_IO_USING_1V8, 0);
262 break;
263 case OUTPUT_1V8:
264 rtsx_pci_write_register(pcr, LDO_CONFIG2,
265 DV331812_VDD1, DV331812_VDD1);
266 rtsx_pci_write_register(pcr, LDO_DV18_CFG,
267 DV331812_MASK, DV331812_17);
268 rtsx_pci_write_register(pcr, SD_PAD_CTL, SD_IO_USING_1V8,
269 SD_IO_USING_1V8);
270 break;
271 default:
272 return -EINVAL;
273 }
274
275 /* set pad drive */
276 rtsx_pci_init_cmd(pcr);
277 rts5260_fill_driving(pcr, voltage);
278 return rtsx_pci_send_cmd(pcr, CMD_TIMEOUT_DEF);
279}
280
281static void rts5260_stop_cmd(struct rtsx_pcr *pcr)
282{
283 rtsx_pci_writel(pcr, RTSX_HCBCTLR, STOP_CMD);
284 rtsx_pci_writel(pcr, RTSX_HDBCTLR, STOP_DMA);
285 rtsx_pci_write_register(pcr, RTS5260_DMA_RST_CTL_0,
286 RTS5260_DMA_RST | RTS5260_ADMA3_RST,
287 RTS5260_DMA_RST | RTS5260_ADMA3_RST);
288 rtsx_pci_write_register(pcr, RBCTL, RB_FLUSH, RB_FLUSH);
289}
290
291static void rts5260_card_before_power_off(struct rtsx_pcr *pcr)
292{
293 struct rtsx_cr_option *option = &pcr->option;
294
295 rts5260_stop_cmd(pcr);
296 rts5260_switch_output_voltage(pcr, OUTPUT_3V3);
297
298 if (option->ocp_en)
299 rtsx_pci_disable_ocp(pcr);
300}
301
302static int rts5260_card_power_off(struct rtsx_pcr *pcr, int card)
303{
304 int err = 0;
305
306 rts5260_card_before_power_off(pcr);
307
308 rtsx_pci_init_cmd(pcr);
309 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_VCC_CFG1,
310 LDO_POW_SDVDD1_MASK, LDO_POW_SDVDD1_OFF);
311 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, LDO_CONFIG2,
312 DV331812_POWERON, DV331812_POWEROFF);
313 err = rtsx_pci_send_cmd(pcr, CMD_TIMEOUT_DEF);
314
315 return err;
316}
317
318static void rts5260_init_ocp(struct rtsx_pcr *pcr)
319{
320 struct rtsx_cr_option *option = &pcr->option;
321
322 if (option->ocp_en) {
323 u8 mask, val;
324
325 rtsx_pci_write_register(pcr, RTS5260_DVCC_CTRL,
326 RTS5260_DVCC_OCP_EN |
327 RTS5260_DVCC_OCP_CL_EN,
328 RTS5260_DVCC_OCP_EN |
329 RTS5260_DVCC_OCP_CL_EN);
330 rtsx_pci_write_register(pcr, RTS5260_DVIO_CTRL,
331 RTS5260_DVIO_OCP_EN |
332 RTS5260_DVIO_OCP_CL_EN,
333 RTS5260_DVIO_OCP_EN |
334 RTS5260_DVIO_OCP_CL_EN);
335
336 rtsx_pci_write_register(pcr, RTS5260_DVCC_CTRL,
337 RTS5260_DVCC_OCP_THD_MASK,
338 option->sd_400mA_ocp_thd);
339
340 rtsx_pci_write_register(pcr, RTS5260_DVIO_CTRL,
341 RTS5260_DVIO_OCP_THD_MASK,
342 RTS5260_DVIO_OCP_THD_350);
343
344 rtsx_pci_write_register(pcr, RTS5260_DV331812_CFG,
345 RTS5260_DV331812_OCP_THD_MASK,
346 RTS5260_DV331812_OCP_THD_210);
347
348 mask = SD_OCP_GLITCH_MASK | SDVIO_OCP_GLITCH_MASK;
349 val = pcr->hw_param.ocp_glitch;
350 rtsx_pci_write_register(pcr, REG_OCPGLITCH, mask, val);
351
352 rtsx_pci_enable_ocp(pcr);
353 } else {
354 rtsx_pci_write_register(pcr, RTS5260_DVCC_CTRL,
355 RTS5260_DVCC_OCP_EN |
356 RTS5260_DVCC_OCP_CL_EN, 0);
357 rtsx_pci_write_register(pcr, RTS5260_DVIO_CTRL,
358 RTS5260_DVIO_OCP_EN |
359 RTS5260_DVIO_OCP_CL_EN, 0);
360 }
361}
362
363static void rts5260_enable_ocp(struct rtsx_pcr *pcr)
364{
365 u8 val = 0;
366
367 rtsx_pci_write_register(pcr, FPDCTL, OC_POWER_DOWN, 0);
368
369 val = SD_OCP_INT_EN | SD_DETECT_EN;
370 val |= SDVIO_OCP_INT_EN | SDVIO_DETECT_EN;
371 rtsx_pci_write_register(pcr, REG_OCPCTL, 0xFF, val);
372 rtsx_pci_write_register(pcr, REG_DV3318_OCPCTL,
373 DV3318_DETECT_EN | DV3318_OCP_INT_EN,
374 DV3318_DETECT_EN | DV3318_OCP_INT_EN);
375}
376
377static void rts5260_disable_ocp(struct rtsx_pcr *pcr)
378{
379 u8 mask = 0;
380
381 mask = SD_OCP_INT_EN | SD_DETECT_EN;
382 mask |= SDVIO_OCP_INT_EN | SDVIO_DETECT_EN;
383 rtsx_pci_write_register(pcr, REG_OCPCTL, mask, 0);
384 rtsx_pci_write_register(pcr, REG_DV3318_OCPCTL,
385 DV3318_DETECT_EN | DV3318_OCP_INT_EN, 0);
386
387 rtsx_pci_write_register(pcr, FPDCTL, OC_POWER_DOWN,
388 OC_POWER_DOWN);
389}
390
391static int rts5260_get_ocpstat(struct rtsx_pcr *pcr, u8 *val)
392{
393 return rtsx_pci_read_register(pcr, REG_OCPSTAT, val);
394}
395
396static int rts5260_get_ocpstat2(struct rtsx_pcr *pcr, u8 *val)
397{
398 return rtsx_pci_read_register(pcr, REG_DV3318_OCPSTAT, val);
399}
400
401static void rts5260_clear_ocpstat(struct rtsx_pcr *pcr)
402{
403 u8 mask = 0;
404 u8 val = 0;
405
406 mask = SD_OCP_INT_CLR | SD_OC_CLR;
407 mask |= SDVIO_OCP_INT_CLR | SDVIO_OC_CLR;
408 val = SD_OCP_INT_CLR | SD_OC_CLR;
409 val |= SDVIO_OCP_INT_CLR | SDVIO_OC_CLR;
410
411 rtsx_pci_write_register(pcr, REG_OCPCTL, mask, val);
412 rtsx_pci_write_register(pcr, REG_DV3318_OCPCTL,
413 DV3318_OCP_INT_CLR | DV3318_OCP_CLR,
414 DV3318_OCP_INT_CLR | DV3318_OCP_CLR);
415 udelay(10);
416 rtsx_pci_write_register(pcr, REG_OCPCTL, mask, 0);
417 rtsx_pci_write_register(pcr, REG_DV3318_OCPCTL,
418 DV3318_OCP_INT_CLR | DV3318_OCP_CLR, 0);
419}
420
421static void rts5260_process_ocp(struct rtsx_pcr *pcr)
422{
423 if (!pcr->option.ocp_en)
424 return;
425
426 rtsx_pci_get_ocpstat(pcr, &pcr->ocp_stat);
427 rts5260_get_ocpstat2(pcr, &pcr->ocp_stat2);
428 if (pcr->card_exist & SD_EXIST)
429 rtsx_sd_power_off_card3v3(pcr);
430 else if (pcr->card_exist & MS_EXIST)
431 rtsx_ms_power_off_card3v3(pcr);
432
433 if (!(pcr->card_exist & MS_EXIST) && !(pcr->card_exist & SD_EXIST)) {
434 if ((pcr->ocp_stat & (SD_OC_NOW | SD_OC_EVER |
435 SDVIO_OC_NOW | SDVIO_OC_EVER)) ||
436 (pcr->ocp_stat2 & (DV3318_OCP_NOW | DV3318_OCP_EVER)))
437 rtsx_pci_clear_ocpstat(pcr);
438 pcr->ocp_stat = 0;
439 pcr->ocp_stat2 = 0;
440 }
441
442 if ((pcr->ocp_stat & (SD_OC_NOW | SD_OC_EVER |
443 SDVIO_OC_NOW | SDVIO_OC_EVER)) ||
444 (pcr->ocp_stat2 & (DV3318_OCP_NOW | DV3318_OCP_EVER))) {
445 if (pcr->card_exist & SD_EXIST)
446 rtsx_pci_write_register(pcr, CARD_OE, SD_OUTPUT_EN, 0);
447 else if (pcr->card_exist & MS_EXIST)
448 rtsx_pci_write_register(pcr, CARD_OE, MS_OUTPUT_EN, 0);
449 }
450}
451
452static int rts5260_init_hw(struct rtsx_pcr *pcr)
453{
454 int err;
455
456 rtsx_pci_init_ocp(pcr);
457
458 rtsx_pci_init_cmd(pcr);
459
460 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, L1SUB_CONFIG1,
461 AUX_CLK_ACTIVE_SEL_MASK, MAC_CKSW_DONE);
462 /* Rest L1SUB Config */
463 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, L1SUB_CONFIG3, 0xFF, 0x00);
464 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PM_CLK_FORCE_CTL,
465 CLK_PM_EN, CLK_PM_EN);
466 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWD_SUSPEND_EN, 0xFF, 0xFF);
467 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PWR_GATE_CTRL,
468 PWR_GATE_EN, PWR_GATE_EN);
469 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, REG_VREF,
470 PWD_SUSPND_EN, PWD_SUSPND_EN);
471 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, RBCTL,
472 U_AUTO_DMA_EN_MASK, U_AUTO_DMA_DISABLE);
473
474 if (pcr->flags & PCR_REVERSE_SOCKET)
475 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG, 0xB0, 0xB0);
476 else
477 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG, 0xB0, 0x80);
478
479 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, OBFF_CFG,
480 OBFF_EN_MASK, OBFF_DISABLE);
481
482 err = rtsx_pci_send_cmd(pcr, CMD_TIMEOUT_DEF);
483 if (err < 0)
484 return err;
485
486 return 0;
487}
488
489static void rts5260_pwr_saving_setting(struct rtsx_pcr *pcr)
490{
491 int lss_l1_1, lss_l1_2;
492
493 lss_l1_1 = rtsx_check_dev_flag(pcr, ASPM_L1_1_EN)
494 | rtsx_check_dev_flag(pcr, PM_L1_1_EN);
495 lss_l1_2 = rtsx_check_dev_flag(pcr, ASPM_L1_2_EN)
496 | rtsx_check_dev_flag(pcr, PM_L1_2_EN);
497
498 if (lss_l1_2) {
499 pcr_dbg(pcr, "Set parameters for L1.2.");
500 rtsx_pci_write_register(pcr, PWR_GLOBAL_CTRL,
501 0xFF, PCIE_L1_2_EN);
502 rtsx_pci_write_register(pcr, PWR_FE_CTL,
503 0xFF, PCIE_L1_2_PD_FE_EN);
504 } else if (lss_l1_1) {
505 pcr_dbg(pcr, "Set parameters for L1.1.");
506 rtsx_pci_write_register(pcr, PWR_GLOBAL_CTRL,
507 0xFF, PCIE_L1_1_EN);
508 rtsx_pci_write_register(pcr, PWR_FE_CTL,
509 0xFF, PCIE_L1_1_PD_FE_EN);
510 } else {
511 pcr_dbg(pcr, "Set parameters for L1.");
512 rtsx_pci_write_register(pcr, PWR_GLOBAL_CTRL,
513 0xFF, PCIE_L1_0_EN);
514 rtsx_pci_write_register(pcr, PWR_FE_CTL,
515 0xFF, PCIE_L1_0_PD_FE_EN);
516 }
517
518 rtsx_pci_write_register(pcr, CFG_L1_0_PCIE_DPHY_RET_VALUE,
519 0xFF, CFG_L1_0_RET_VALUE_DEFAULT);
520 rtsx_pci_write_register(pcr, CFG_L1_0_PCIE_MAC_RET_VALUE,
521 0xFF, CFG_L1_0_RET_VALUE_DEFAULT);
522 rtsx_pci_write_register(pcr, CFG_L1_0_CRC_SD30_RET_VALUE,
523 0xFF, CFG_L1_0_RET_VALUE_DEFAULT);
524 rtsx_pci_write_register(pcr, CFG_L1_0_CRC_SD40_RET_VALUE,
525 0xFF, CFG_L1_0_RET_VALUE_DEFAULT);
526 rtsx_pci_write_register(pcr, CFG_L1_0_SYS_RET_VALUE,
527 0xFF, CFG_L1_0_RET_VALUE_DEFAULT);
528 /*Option cut APHY*/
529 rtsx_pci_write_register(pcr, CFG_PCIE_APHY_OFF_0,
530 0xFF, CFG_PCIE_APHY_OFF_0_DEFAULT);
531 rtsx_pci_write_register(pcr, CFG_PCIE_APHY_OFF_1,
532 0xFF, CFG_PCIE_APHY_OFF_1_DEFAULT);
533 rtsx_pci_write_register(pcr, CFG_PCIE_APHY_OFF_2,
534 0xFF, CFG_PCIE_APHY_OFF_2_DEFAULT);
535 rtsx_pci_write_register(pcr, CFG_PCIE_APHY_OFF_3,
536 0xFF, CFG_PCIE_APHY_OFF_3_DEFAULT);
537 /*CDR DEC*/
538 rtsx_pci_write_register(pcr, PWC_CDR, 0xFF, PWC_CDR_DEFAULT);
539 /*PWMPFM*/
540 rtsx_pci_write_register(pcr, CFG_LP_FPWM_VALUE,
541 0xFF, CFG_LP_FPWM_VALUE_DEFAULT);
542 /*No Power Saving WA*/
543 rtsx_pci_write_register(pcr, CFG_L1_0_CRC_MISC_RET_VALUE,
544 0xFF, CFG_L1_0_CRC_MISC_RET_VALUE_DEFAULT);
545}
546
547static void rts5260_init_from_cfg(struct rtsx_pcr *pcr)
548{
549 struct rtsx_cr_option *option = &pcr->option;
550 u32 lval;
551
552 rtsx_pci_read_config_dword(pcr, PCR_ASPM_SETTING_5260, &lval);
553
554 if (lval & ASPM_L1_1_EN_MASK)
555 rtsx_set_dev_flag(pcr, ASPM_L1_1_EN);
556
557 if (lval & ASPM_L1_2_EN_MASK)
558 rtsx_set_dev_flag(pcr, ASPM_L1_2_EN);
559
560 if (lval & PM_L1_1_EN_MASK)
561 rtsx_set_dev_flag(pcr, PM_L1_1_EN);
562
563 if (lval & PM_L1_2_EN_MASK)
564 rtsx_set_dev_flag(pcr, PM_L1_2_EN);
565
566 rts5260_pwr_saving_setting(pcr);
567
568 if (option->ltr_en) {
569 u16 val;
570
571 pcie_capability_read_word(pcr->pci, PCI_EXP_DEVCTL2, &val);
572 if (val & PCI_EXP_DEVCTL2_LTR_EN) {
573 option->ltr_enabled = true;
574 option->ltr_active = true;
575 rtsx_set_ltr_latency(pcr, option->ltr_active_latency);
576 } else {
577 option->ltr_enabled = false;
578 }
579 }
580
581 if (rtsx_check_dev_flag(pcr, ASPM_L1_1_EN | ASPM_L1_2_EN
582 | PM_L1_1_EN | PM_L1_2_EN))
583 option->force_clkreq_0 = false;
584 else
585 option->force_clkreq_0 = true;
586}
587
588static int rts5260_extra_init_hw(struct rtsx_pcr *pcr)
589{
590 struct rtsx_cr_option *option = &pcr->option;
591
592 /* Set mcu_cnt to 7 to ensure data can be sampled properly */
593 rtsx_pci_write_register(pcr, 0xFC03, 0x7F, 0x07);
594 rtsx_pci_write_register(pcr, SSC_DIV_N_0, 0xFF, 0x5D);
595
596 rts5260_init_from_cfg(pcr);
597
598 /* force no MDIO*/
599 rtsx_pci_write_register(pcr, RTS5260_AUTOLOAD_CFG4,
600 0xFF, RTS5260_MIMO_DISABLE);
601 /*Modify SDVCC Tune Default Parameters!*/
602 rtsx_pci_write_register(pcr, LDO_VCC_CFG0,
603 RTS5260_DVCC_TUNE_MASK, RTS5260_DVCC_33);
604
605 rtsx_pci_write_register(pcr, PCLK_CTL, PCLK_MODE_SEL, PCLK_MODE_SEL);
606
607 rts5260_init_hw(pcr);
608
609 /*
610 * If u_force_clkreq_0 is enabled, CLKREQ# PIN will be forced
611 * to drive low, and we forcibly request clock.
612 */
613 if (option->force_clkreq_0)
614 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG,
615 FORCE_CLKREQ_DELINK_MASK, FORCE_CLKREQ_LOW);
616 else
617 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG,
618 FORCE_CLKREQ_DELINK_MASK, FORCE_CLKREQ_HIGH);
619
620 return 0;
621}
622
623static void rts5260_set_aspm(struct rtsx_pcr *pcr, bool enable)
624{
625 struct rtsx_cr_option *option = &pcr->option;
626 u8 val = 0;
627
628 if (pcr->aspm_enabled == enable)
629 return;
630
631 if (option->dev_aspm_mode == DEV_ASPM_DYNAMIC) {
632 if (enable)
633 val = pcr->aspm_en;
634 rtsx_pci_update_cfg_byte(pcr, pcr->pcie_cap + PCI_EXP_LNKCTL,
635 ASPM_MASK_NEG, val);
636 } else if (option->dev_aspm_mode == DEV_ASPM_BACKDOOR) {
637 u8 mask = FORCE_ASPM_VAL_MASK | FORCE_ASPM_CTL0;
638
639 if (!enable)
640 val = FORCE_ASPM_CTL0;
641 rtsx_pci_write_register(pcr, ASPM_FORCE_CTL, mask, val);
642 }
643
644 pcr->aspm_enabled = enable;
645}
646
647static void rts5260_set_l1off_cfg_sub_d0(struct rtsx_pcr *pcr, int active)
648{
649 struct rtsx_cr_option *option = &pcr->option;
650 u32 interrupt = rtsx_pci_readl(pcr, RTSX_BIPR);
651 int card_exist = (interrupt & SD_EXIST) | (interrupt & MS_EXIST);
652 int aspm_L1_1, aspm_L1_2;
653 u8 val = 0;
654
655 aspm_L1_1 = rtsx_check_dev_flag(pcr, ASPM_L1_1_EN);
656 aspm_L1_2 = rtsx_check_dev_flag(pcr, ASPM_L1_2_EN);
657
658 if (active) {
659 /* run, latency: 60us */
660 if (aspm_L1_1)
661 val = option->ltr_l1off_snooze_sspwrgate;
662 } else {
663 /* l1off, latency: 300us */
664 if (aspm_L1_2)
665 val = option->ltr_l1off_sspwrgate;
666 }
667
668 if (aspm_L1_1 || aspm_L1_2) {
669 if (rtsx_check_dev_flag(pcr,
670 LTR_L1SS_PWR_GATE_CHECK_CARD_EN)) {
671 if (card_exist)
672 val &= ~L1OFF_MBIAS2_EN_5250;
673 else
674 val |= L1OFF_MBIAS2_EN_5250;
675 }
676 }
677 rtsx_set_l1off_sub(pcr, val);
678}
679
680static const struct pcr_ops rts5260_pcr_ops = {
681 .fetch_vendor_settings = rtsx_base_fetch_vendor_settings,
682 .turn_on_led = rts5260_turn_on_led,
683 .turn_off_led = rts5260_turn_off_led,
684 .extra_init_hw = rts5260_extra_init_hw,
685 .enable_auto_blink = rtsx_base_enable_auto_blink,
686 .disable_auto_blink = rtsx_base_disable_auto_blink,
687 .card_power_on = rts5260_card_power_on,
688 .card_power_off = rts5260_card_power_off,
689 .switch_output_voltage = rts5260_switch_output_voltage,
690 .force_power_down = rtsx_base_force_power_down,
691 .stop_cmd = rts5260_stop_cmd,
692 .set_aspm = rts5260_set_aspm,
693 .set_l1off_cfg_sub_d0 = rts5260_set_l1off_cfg_sub_d0,
694 .enable_ocp = rts5260_enable_ocp,
695 .disable_ocp = rts5260_disable_ocp,
696 .init_ocp = rts5260_init_ocp,
697 .process_ocp = rts5260_process_ocp,
698 .get_ocpstat = rts5260_get_ocpstat,
699 .clear_ocpstat = rts5260_clear_ocpstat,
700};
701
702void rts5260_init_params(struct rtsx_pcr *pcr)
703{
704 struct rtsx_cr_option *option = &pcr->option;
705 struct rtsx_hw_param *hw_param = &pcr->hw_param;
706
707 pcr->extra_caps = EXTRA_CAPS_SD_SDR50 | EXTRA_CAPS_SD_SDR104;
708 pcr->num_slots = 2;
709
710 pcr->flags = 0;
711 pcr->card_drive_sel = RTSX_CARD_DRIVE_DEFAULT;
712 pcr->sd30_drive_sel_1v8 = CFG_DRIVER_TYPE_B;
713 pcr->sd30_drive_sel_3v3 = CFG_DRIVER_TYPE_B;
714 pcr->aspm_en = ASPM_L1_EN;
715 pcr->tx_initial_phase = SET_CLOCK_PHASE(1, 29, 16);
716 pcr->rx_initial_phase = SET_CLOCK_PHASE(24, 6, 5);
717
718 pcr->ic_version = rts5260_get_ic_version(pcr);
719 pcr->sd_pull_ctl_enable_tbl = rts5260_sd_pull_ctl_enable_tbl;
720 pcr->sd_pull_ctl_disable_tbl = rts5260_sd_pull_ctl_disable_tbl;
721 pcr->ms_pull_ctl_enable_tbl = rts5260_ms_pull_ctl_enable_tbl;
722 pcr->ms_pull_ctl_disable_tbl = rts5260_ms_pull_ctl_disable_tbl;
723
724 pcr->reg_pm_ctrl3 = RTS524A_PM_CTRL3;
725
726 pcr->ops = &rts5260_pcr_ops;
727
728 option->dev_flags = (LTR_L1SS_PWR_GATE_CHECK_CARD_EN
729 | LTR_L1SS_PWR_GATE_EN);
730 option->ltr_en = true;
731
732 /* init latency of active, idle, L1OFF to 60us, 300us, 3ms */
733 option->ltr_active_latency = LTR_ACTIVE_LATENCY_DEF;
734 option->ltr_idle_latency = LTR_IDLE_LATENCY_DEF;
735 option->ltr_l1off_latency = LTR_L1OFF_LATENCY_DEF;
736 option->dev_aspm_mode = DEV_ASPM_DYNAMIC;
737 option->l1_snooze_delay = L1_SNOOZE_DELAY_DEF;
738 option->ltr_l1off_sspwrgate = LTR_L1OFF_SSPWRGATE_5250_DEF;
739 option->ltr_l1off_snooze_sspwrgate =
740 LTR_L1OFF_SNOOZE_SSPWRGATE_5250_DEF;
741
742 option->ocp_en = 1;
743 if (option->ocp_en)
744 hw_param->interrupt_en |= SD_OC_INT_EN;
745 hw_param->ocp_glitch = SD_OCP_GLITCH_10M | SDVIO_OCP_GLITCH_800U;
746 option->sd_400mA_ocp_thd = RTS5260_DVCC_OCP_THD_550;
747 option->sd_800mA_ocp_thd = RTS5260_DVCC_OCP_THD_970;
748}