Linux Audio

Check our new training course

Loading...
v3.1
  1/*
  2 * MPC52xx gpio driver
  3 *
  4 * Copyright (c) 2008 Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix
  5 *
  6 * This program is free software; you can redistribute it and/or modify
  7 * it under the terms of the GNU General Public License version 2
  8 * as published by the Free Software Foundation.
  9 *
 10 * This program is distributed in the hope that it will be useful,
 11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 13 * GNU General Public License for more details.
 14 *
 15 * You should have received a copy of the GNU General Public License
 16 * along with this program; if not, write to the Free Software
 17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 18 */
 19
 20#include <linux/of.h>
 21#include <linux/kernel.h>
 22#include <linux/slab.h>
 23#include <linux/of_gpio.h>
 24#include <linux/io.h>
 25#include <linux/of_platform.h>
 
 26
 27#include <asm/gpio.h>
 28#include <asm/mpc52xx.h>
 29#include <sysdev/fsl_soc.h>
 30
 31static DEFINE_SPINLOCK(gpio_lock);
 32
 33struct mpc52xx_gpiochip {
 34	struct of_mm_gpio_chip mmchip;
 35	unsigned int shadow_dvo;
 36	unsigned int shadow_gpioe;
 37	unsigned int shadow_ddr;
 38};
 39
 40/*
 41 * GPIO LIB API implementation for wakeup GPIOs.
 42 *
 43 * There's a maximum of 8 wakeup GPIOs. Which of these are available
 44 * for use depends on your board setup.
 45 *
 46 * 0 -> GPIO_WKUP_7
 47 * 1 -> GPIO_WKUP_6
 48 * 2 -> PSC6_1
 49 * 3 -> PSC6_0
 50 * 4 -> ETH_17
 51 * 5 -> PSC3_9
 52 * 6 -> PSC2_4
 53 * 7 -> PSC1_4
 54 *
 55 */
 56static int mpc52xx_wkup_gpio_get(struct gpio_chip *gc, unsigned int gpio)
 57{
 58	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
 59	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
 60	unsigned int ret;
 61
 62	ret = (in_8(&regs->wkup_ival) >> (7 - gpio)) & 1;
 63
 64	pr_debug("%s: gpio: %d ret: %d\n", __func__, gpio, ret);
 65
 66	return ret;
 67}
 68
 69static inline void
 70__mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
 71{
 72	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
 73	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
 74			struct mpc52xx_gpiochip, mmchip);
 75	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
 76
 77	if (val)
 78		chip->shadow_dvo |= 1 << (7 - gpio);
 79	else
 80		chip->shadow_dvo &= ~(1 << (7 - gpio));
 81
 82	out_8(&regs->wkup_dvo, chip->shadow_dvo);
 83}
 84
 85static void
 86mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
 87{
 88	unsigned long flags;
 89
 90	spin_lock_irqsave(&gpio_lock, flags);
 91
 92	__mpc52xx_wkup_gpio_set(gc, gpio, val);
 93
 94	spin_unlock_irqrestore(&gpio_lock, flags);
 95
 96	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
 97}
 98
 99static int mpc52xx_wkup_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
100{
101	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
102	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
103			struct mpc52xx_gpiochip, mmchip);
104	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
105	unsigned long flags;
106
107	spin_lock_irqsave(&gpio_lock, flags);
108
109	/* set the direction */
110	chip->shadow_ddr &= ~(1 << (7 - gpio));
111	out_8(&regs->wkup_ddr, chip->shadow_ddr);
112
113	/* and enable the pin */
114	chip->shadow_gpioe |= 1 << (7 - gpio);
115	out_8(&regs->wkup_gpioe, chip->shadow_gpioe);
116
117	spin_unlock_irqrestore(&gpio_lock, flags);
118
119	return 0;
120}
121
122static int
123mpc52xx_wkup_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
124{
125	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
126	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
127	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
128			struct mpc52xx_gpiochip, mmchip);
129	unsigned long flags;
130
131	spin_lock_irqsave(&gpio_lock, flags);
132
133	__mpc52xx_wkup_gpio_set(gc, gpio, val);
134
135	/* Then set direction */
136	chip->shadow_ddr |= 1 << (7 - gpio);
137	out_8(&regs->wkup_ddr, chip->shadow_ddr);
138
139	/* Finally enable the pin */
140	chip->shadow_gpioe |= 1 << (7 - gpio);
141	out_8(&regs->wkup_gpioe, chip->shadow_gpioe);
142
143	spin_unlock_irqrestore(&gpio_lock, flags);
144
145	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
146
147	return 0;
148}
149
150static int __devinit mpc52xx_wkup_gpiochip_probe(struct platform_device *ofdev)
151{
152	struct mpc52xx_gpiochip *chip;
153	struct mpc52xx_gpio_wkup __iomem *regs;
154	struct gpio_chip *gc;
155	int ret;
156
157	chip = kzalloc(sizeof(*chip), GFP_KERNEL);
158	if (!chip)
159		return -ENOMEM;
160
 
 
161	gc = &chip->mmchip.gc;
162
163	gc->ngpio            = 8;
164	gc->direction_input  = mpc52xx_wkup_gpio_dir_in;
165	gc->direction_output = mpc52xx_wkup_gpio_dir_out;
166	gc->get              = mpc52xx_wkup_gpio_get;
167	gc->set              = mpc52xx_wkup_gpio_set;
168
169	ret = of_mm_gpiochip_add(ofdev->dev.of_node, &chip->mmchip);
170	if (ret)
171		return ret;
172
173	regs = chip->mmchip.regs;
174	chip->shadow_gpioe = in_8(&regs->wkup_gpioe);
175	chip->shadow_ddr = in_8(&regs->wkup_ddr);
176	chip->shadow_dvo = in_8(&regs->wkup_dvo);
177
178	return 0;
179}
180
181static int mpc52xx_gpiochip_remove(struct platform_device *ofdev)
182{
183	return -EBUSY;
 
 
 
 
184}
185
186static const struct of_device_id mpc52xx_wkup_gpiochip_match[] = {
187	{ .compatible = "fsl,mpc5200-gpio-wkup", },
188	{}
189};
190
191static struct platform_driver mpc52xx_wkup_gpiochip_driver = {
192	.driver = {
193		.name = "mpc5200-gpio-wkup",
194		.owner = THIS_MODULE,
195		.of_match_table = mpc52xx_wkup_gpiochip_match,
196	},
197	.probe = mpc52xx_wkup_gpiochip_probe,
198	.remove = mpc52xx_gpiochip_remove,
199};
200
201/*
202 * GPIO LIB API implementation for simple GPIOs
203 *
204 * There's a maximum of 32 simple GPIOs. Which of these are available
205 * for use depends on your board setup.
206 * The numbering reflects the bit numbering in the port registers:
207 *
208 *  0..1  > reserved
209 *  2..3  > IRDA
210 *  4..7  > ETHR
211 *  8..11 > reserved
212 * 12..15 > USB
213 * 16..17 > reserved
214 * 18..23 > PSC3
215 * 24..27 > PSC2
216 * 28..31 > PSC1
217 */
218static int mpc52xx_simple_gpio_get(struct gpio_chip *gc, unsigned int gpio)
219{
220	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
221	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
222	unsigned int ret;
223
224	ret = (in_be32(&regs->simple_ival) >> (31 - gpio)) & 1;
225
226	return ret;
227}
228
229static inline void
230__mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
231{
232	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
233	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
234			struct mpc52xx_gpiochip, mmchip);
235	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
236
237	if (val)
238		chip->shadow_dvo |= 1 << (31 - gpio);
239	else
240		chip->shadow_dvo &= ~(1 << (31 - gpio));
241	out_be32(&regs->simple_dvo, chip->shadow_dvo);
242}
243
244static void
245mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
246{
247	unsigned long flags;
248
249	spin_lock_irqsave(&gpio_lock, flags);
250
251	__mpc52xx_simple_gpio_set(gc, gpio, val);
252
253	spin_unlock_irqrestore(&gpio_lock, flags);
254
255	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
256}
257
258static int mpc52xx_simple_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
259{
260	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
261	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
262			struct mpc52xx_gpiochip, mmchip);
263	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
264	unsigned long flags;
265
266	spin_lock_irqsave(&gpio_lock, flags);
267
268	/* set the direction */
269	chip->shadow_ddr &= ~(1 << (31 - gpio));
270	out_be32(&regs->simple_ddr, chip->shadow_ddr);
271
272	/* and enable the pin */
273	chip->shadow_gpioe |= 1 << (31 - gpio);
274	out_be32(&regs->simple_gpioe, chip->shadow_gpioe);
275
276	spin_unlock_irqrestore(&gpio_lock, flags);
277
278	return 0;
279}
280
281static int
282mpc52xx_simple_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
283{
284	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
285	struct mpc52xx_gpiochip *chip = container_of(mm_gc,
286			struct mpc52xx_gpiochip, mmchip);
287	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
288	unsigned long flags;
289
290	spin_lock_irqsave(&gpio_lock, flags);
291
292	/* First set initial value */
293	__mpc52xx_simple_gpio_set(gc, gpio, val);
294
295	/* Then set direction */
296	chip->shadow_ddr |= 1 << (31 - gpio);
297	out_be32(&regs->simple_ddr, chip->shadow_ddr);
298
299	/* Finally enable the pin */
300	chip->shadow_gpioe |= 1 << (31 - gpio);
301	out_be32(&regs->simple_gpioe, chip->shadow_gpioe);
302
303	spin_unlock_irqrestore(&gpio_lock, flags);
304
305	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
306
307	return 0;
308}
309
310static int __devinit mpc52xx_simple_gpiochip_probe(struct platform_device *ofdev)
311{
312	struct mpc52xx_gpiochip *chip;
313	struct gpio_chip *gc;
314	struct mpc52xx_gpio __iomem *regs;
315	int ret;
316
317	chip = kzalloc(sizeof(*chip), GFP_KERNEL);
318	if (!chip)
319		return -ENOMEM;
320
 
 
321	gc = &chip->mmchip.gc;
322
323	gc->ngpio            = 32;
324	gc->direction_input  = mpc52xx_simple_gpio_dir_in;
325	gc->direction_output = mpc52xx_simple_gpio_dir_out;
326	gc->get              = mpc52xx_simple_gpio_get;
327	gc->set              = mpc52xx_simple_gpio_set;
328
329	ret = of_mm_gpiochip_add(ofdev->dev.of_node, &chip->mmchip);
330	if (ret)
331		return ret;
332
333	regs = chip->mmchip.regs;
334	chip->shadow_gpioe = in_be32(&regs->simple_gpioe);
335	chip->shadow_ddr = in_be32(&regs->simple_ddr);
336	chip->shadow_dvo = in_be32(&regs->simple_dvo);
337
338	return 0;
339}
340
341static const struct of_device_id mpc52xx_simple_gpiochip_match[] = {
342	{ .compatible = "fsl,mpc5200-gpio", },
343	{}
344};
345
346static struct platform_driver mpc52xx_simple_gpiochip_driver = {
347	.driver = {
348		.name = "mpc5200-gpio",
349		.owner = THIS_MODULE,
350		.of_match_table = mpc52xx_simple_gpiochip_match,
351	},
352	.probe = mpc52xx_simple_gpiochip_probe,
353	.remove = mpc52xx_gpiochip_remove,
354};
355
 
 
 
 
 
356static int __init mpc52xx_gpio_init(void)
357{
358	if (platform_driver_register(&mpc52xx_wkup_gpiochip_driver))
359		printk(KERN_ERR "Unable to register wakeup GPIO driver\n");
360
361	if (platform_driver_register(&mpc52xx_simple_gpiochip_driver))
362		printk(KERN_ERR "Unable to register simple GPIO driver\n");
363
364	return 0;
365}
366
367
368/* Make sure we get initialised before anyone else tries to use us */
369subsys_initcall(mpc52xx_gpio_init);
370
371/* No exit call at the moment as we cannot unregister of gpio chips */
 
 
 
 
372
373MODULE_DESCRIPTION("Freescale MPC52xx gpio driver");
374MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de");
375MODULE_LICENSE("GPL v2");
376
v4.17
  1/*
  2 * MPC52xx gpio driver
  3 *
  4 * Copyright (c) 2008 Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix
  5 *
  6 * This program is free software; you can redistribute it and/or modify
  7 * it under the terms of the GNU General Public License version 2
  8 * as published by the Free Software Foundation.
  9 *
 10 * This program is distributed in the hope that it will be useful,
 11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 13 * GNU General Public License for more details.
 14 *
 15 * You should have received a copy of the GNU General Public License
 16 * along with this program; if not, write to the Free Software
 17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 18 */
 19
 20#include <linux/of.h>
 21#include <linux/kernel.h>
 22#include <linux/slab.h>
 23#include <linux/of_gpio.h>
 24#include <linux/io.h>
 25#include <linux/of_platform.h>
 26#include <linux/module.h>
 27
 
 28#include <asm/mpc52xx.h>
 29#include <sysdev/fsl_soc.h>
 30
 31static DEFINE_SPINLOCK(gpio_lock);
 32
 33struct mpc52xx_gpiochip {
 34	struct of_mm_gpio_chip mmchip;
 35	unsigned int shadow_dvo;
 36	unsigned int shadow_gpioe;
 37	unsigned int shadow_ddr;
 38};
 39
 40/*
 41 * GPIO LIB API implementation for wakeup GPIOs.
 42 *
 43 * There's a maximum of 8 wakeup GPIOs. Which of these are available
 44 * for use depends on your board setup.
 45 *
 46 * 0 -> GPIO_WKUP_7
 47 * 1 -> GPIO_WKUP_6
 48 * 2 -> PSC6_1
 49 * 3 -> PSC6_0
 50 * 4 -> ETH_17
 51 * 5 -> PSC3_9
 52 * 6 -> PSC2_4
 53 * 7 -> PSC1_4
 54 *
 55 */
 56static int mpc52xx_wkup_gpio_get(struct gpio_chip *gc, unsigned int gpio)
 57{
 58	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
 59	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
 60	unsigned int ret;
 61
 62	ret = (in_8(&regs->wkup_ival) >> (7 - gpio)) & 1;
 63
 64	pr_debug("%s: gpio: %d ret: %d\n", __func__, gpio, ret);
 65
 66	return ret;
 67}
 68
 69static inline void
 70__mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
 71{
 72	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
 73	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
 74	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
 75
 76	if (val)
 77		chip->shadow_dvo |= 1 << (7 - gpio);
 78	else
 79		chip->shadow_dvo &= ~(1 << (7 - gpio));
 80
 81	out_8(&regs->wkup_dvo, chip->shadow_dvo);
 82}
 83
 84static void
 85mpc52xx_wkup_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
 86{
 87	unsigned long flags;
 88
 89	spin_lock_irqsave(&gpio_lock, flags);
 90
 91	__mpc52xx_wkup_gpio_set(gc, gpio, val);
 92
 93	spin_unlock_irqrestore(&gpio_lock, flags);
 94
 95	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
 96}
 97
 98static int mpc52xx_wkup_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
 99{
100	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
101	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
102	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
103	unsigned long flags;
104
105	spin_lock_irqsave(&gpio_lock, flags);
106
107	/* set the direction */
108	chip->shadow_ddr &= ~(1 << (7 - gpio));
109	out_8(&regs->wkup_ddr, chip->shadow_ddr);
110
111	/* and enable the pin */
112	chip->shadow_gpioe |= 1 << (7 - gpio);
113	out_8(&regs->wkup_gpioe, chip->shadow_gpioe);
114
115	spin_unlock_irqrestore(&gpio_lock, flags);
116
117	return 0;
118}
119
120static int
121mpc52xx_wkup_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
122{
123	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
124	struct mpc52xx_gpio_wkup __iomem *regs = mm_gc->regs;
125	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
126	unsigned long flags;
127
128	spin_lock_irqsave(&gpio_lock, flags);
129
130	__mpc52xx_wkup_gpio_set(gc, gpio, val);
131
132	/* Then set direction */
133	chip->shadow_ddr |= 1 << (7 - gpio);
134	out_8(&regs->wkup_ddr, chip->shadow_ddr);
135
136	/* Finally enable the pin */
137	chip->shadow_gpioe |= 1 << (7 - gpio);
138	out_8(&regs->wkup_gpioe, chip->shadow_gpioe);
139
140	spin_unlock_irqrestore(&gpio_lock, flags);
141
142	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
143
144	return 0;
145}
146
147static int mpc52xx_wkup_gpiochip_probe(struct platform_device *ofdev)
148{
149	struct mpc52xx_gpiochip *chip;
150	struct mpc52xx_gpio_wkup __iomem *regs;
151	struct gpio_chip *gc;
152	int ret;
153
154	chip = devm_kzalloc(&ofdev->dev, sizeof(*chip), GFP_KERNEL);
155	if (!chip)
156		return -ENOMEM;
157
158	platform_set_drvdata(ofdev, chip);
159
160	gc = &chip->mmchip.gc;
161
162	gc->ngpio            = 8;
163	gc->direction_input  = mpc52xx_wkup_gpio_dir_in;
164	gc->direction_output = mpc52xx_wkup_gpio_dir_out;
165	gc->get              = mpc52xx_wkup_gpio_get;
166	gc->set              = mpc52xx_wkup_gpio_set;
167
168	ret = of_mm_gpiochip_add_data(ofdev->dev.of_node, &chip->mmchip, chip);
169	if (ret)
170		return ret;
171
172	regs = chip->mmchip.regs;
173	chip->shadow_gpioe = in_8(&regs->wkup_gpioe);
174	chip->shadow_ddr = in_8(&regs->wkup_ddr);
175	chip->shadow_dvo = in_8(&regs->wkup_dvo);
176
177	return 0;
178}
179
180static int mpc52xx_gpiochip_remove(struct platform_device *ofdev)
181{
182	struct mpc52xx_gpiochip *chip = platform_get_drvdata(ofdev);
183
184	of_mm_gpiochip_remove(&chip->mmchip);
185
186	return 0;
187}
188
189static const struct of_device_id mpc52xx_wkup_gpiochip_match[] = {
190	{ .compatible = "fsl,mpc5200-gpio-wkup", },
191	{}
192};
193
194static struct platform_driver mpc52xx_wkup_gpiochip_driver = {
195	.driver = {
196		.name = "mpc5200-gpio-wkup",
 
197		.of_match_table = mpc52xx_wkup_gpiochip_match,
198	},
199	.probe = mpc52xx_wkup_gpiochip_probe,
200	.remove = mpc52xx_gpiochip_remove,
201};
202
203/*
204 * GPIO LIB API implementation for simple GPIOs
205 *
206 * There's a maximum of 32 simple GPIOs. Which of these are available
207 * for use depends on your board setup.
208 * The numbering reflects the bit numbering in the port registers:
209 *
210 *  0..1  > reserved
211 *  2..3  > IRDA
212 *  4..7  > ETHR
213 *  8..11 > reserved
214 * 12..15 > USB
215 * 16..17 > reserved
216 * 18..23 > PSC3
217 * 24..27 > PSC2
218 * 28..31 > PSC1
219 */
220static int mpc52xx_simple_gpio_get(struct gpio_chip *gc, unsigned int gpio)
221{
222	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
223	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
224	unsigned int ret;
225
226	ret = (in_be32(&regs->simple_ival) >> (31 - gpio)) & 1;
227
228	return ret;
229}
230
231static inline void
232__mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
233{
234	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
235	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
236	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
237
238	if (val)
239		chip->shadow_dvo |= 1 << (31 - gpio);
240	else
241		chip->shadow_dvo &= ~(1 << (31 - gpio));
242	out_be32(&regs->simple_dvo, chip->shadow_dvo);
243}
244
245static void
246mpc52xx_simple_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val)
247{
248	unsigned long flags;
249
250	spin_lock_irqsave(&gpio_lock, flags);
251
252	__mpc52xx_simple_gpio_set(gc, gpio, val);
253
254	spin_unlock_irqrestore(&gpio_lock, flags);
255
256	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
257}
258
259static int mpc52xx_simple_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio)
260{
261	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
262	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
263	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
264	unsigned long flags;
265
266	spin_lock_irqsave(&gpio_lock, flags);
267
268	/* set the direction */
269	chip->shadow_ddr &= ~(1 << (31 - gpio));
270	out_be32(&regs->simple_ddr, chip->shadow_ddr);
271
272	/* and enable the pin */
273	chip->shadow_gpioe |= 1 << (31 - gpio);
274	out_be32(&regs->simple_gpioe, chip->shadow_gpioe);
275
276	spin_unlock_irqrestore(&gpio_lock, flags);
277
278	return 0;
279}
280
281static int
282mpc52xx_simple_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val)
283{
284	struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc);
285	struct mpc52xx_gpiochip *chip = gpiochip_get_data(gc);
 
286	struct mpc52xx_gpio __iomem *regs = mm_gc->regs;
287	unsigned long flags;
288
289	spin_lock_irqsave(&gpio_lock, flags);
290
291	/* First set initial value */
292	__mpc52xx_simple_gpio_set(gc, gpio, val);
293
294	/* Then set direction */
295	chip->shadow_ddr |= 1 << (31 - gpio);
296	out_be32(&regs->simple_ddr, chip->shadow_ddr);
297
298	/* Finally enable the pin */
299	chip->shadow_gpioe |= 1 << (31 - gpio);
300	out_be32(&regs->simple_gpioe, chip->shadow_gpioe);
301
302	spin_unlock_irqrestore(&gpio_lock, flags);
303
304	pr_debug("%s: gpio: %d val: %d\n", __func__, gpio, val);
305
306	return 0;
307}
308
309static int mpc52xx_simple_gpiochip_probe(struct platform_device *ofdev)
310{
311	struct mpc52xx_gpiochip *chip;
312	struct gpio_chip *gc;
313	struct mpc52xx_gpio __iomem *regs;
314	int ret;
315
316	chip = devm_kzalloc(&ofdev->dev, sizeof(*chip), GFP_KERNEL);
317	if (!chip)
318		return -ENOMEM;
319
320	platform_set_drvdata(ofdev, chip);
321
322	gc = &chip->mmchip.gc;
323
324	gc->ngpio            = 32;
325	gc->direction_input  = mpc52xx_simple_gpio_dir_in;
326	gc->direction_output = mpc52xx_simple_gpio_dir_out;
327	gc->get              = mpc52xx_simple_gpio_get;
328	gc->set              = mpc52xx_simple_gpio_set;
329
330	ret = of_mm_gpiochip_add_data(ofdev->dev.of_node, &chip->mmchip, chip);
331	if (ret)
332		return ret;
333
334	regs = chip->mmchip.regs;
335	chip->shadow_gpioe = in_be32(&regs->simple_gpioe);
336	chip->shadow_ddr = in_be32(&regs->simple_ddr);
337	chip->shadow_dvo = in_be32(&regs->simple_dvo);
338
339	return 0;
340}
341
342static const struct of_device_id mpc52xx_simple_gpiochip_match[] = {
343	{ .compatible = "fsl,mpc5200-gpio", },
344	{}
345};
346
347static struct platform_driver mpc52xx_simple_gpiochip_driver = {
348	.driver = {
349		.name = "mpc5200-gpio",
 
350		.of_match_table = mpc52xx_simple_gpiochip_match,
351	},
352	.probe = mpc52xx_simple_gpiochip_probe,
353	.remove = mpc52xx_gpiochip_remove,
354};
355
356static struct platform_driver * const drivers[] = {
357	&mpc52xx_wkup_gpiochip_driver,
358	&mpc52xx_simple_gpiochip_driver,
359};
360
361static int __init mpc52xx_gpio_init(void)
362{
363	return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
 
 
 
 
 
 
364}
365
 
366/* Make sure we get initialised before anyone else tries to use us */
367subsys_initcall(mpc52xx_gpio_init);
368
369static void __exit mpc52xx_gpio_exit(void)
370{
371	platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
372}
373module_exit(mpc52xx_gpio_exit);
374
375MODULE_DESCRIPTION("Freescale MPC52xx gpio driver");
376MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de");
377MODULE_LICENSE("GPL v2");
378