Loading...
Note: File does not exist in v3.1.
1/*
2 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
3 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
4 * Copyright (c) 2015, The Linux Foundation. All rights reserved.
5 * Copyright (c) 2016 John Crispin <john@phrozen.org>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 and
9 * only version 2 as published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 */
16
17#include <linux/module.h>
18#include <linux/phy.h>
19#include <linux/netdevice.h>
20#include <net/dsa.h>
21#include <net/switchdev.h>
22#include <linux/of_net.h>
23#include <linux/of_platform.h>
24#include <linux/if_bridge.h>
25#include <linux/mdio.h>
26#include <linux/etherdevice.h>
27
28#include "qca8k.h"
29
30#define MIB_DESC(_s, _o, _n) \
31 { \
32 .size = (_s), \
33 .offset = (_o), \
34 .name = (_n), \
35 }
36
37static const struct qca8k_mib_desc ar8327_mib[] = {
38 MIB_DESC(1, 0x00, "RxBroad"),
39 MIB_DESC(1, 0x04, "RxPause"),
40 MIB_DESC(1, 0x08, "RxMulti"),
41 MIB_DESC(1, 0x0c, "RxFcsErr"),
42 MIB_DESC(1, 0x10, "RxAlignErr"),
43 MIB_DESC(1, 0x14, "RxRunt"),
44 MIB_DESC(1, 0x18, "RxFragment"),
45 MIB_DESC(1, 0x1c, "Rx64Byte"),
46 MIB_DESC(1, 0x20, "Rx128Byte"),
47 MIB_DESC(1, 0x24, "Rx256Byte"),
48 MIB_DESC(1, 0x28, "Rx512Byte"),
49 MIB_DESC(1, 0x2c, "Rx1024Byte"),
50 MIB_DESC(1, 0x30, "Rx1518Byte"),
51 MIB_DESC(1, 0x34, "RxMaxByte"),
52 MIB_DESC(1, 0x38, "RxTooLong"),
53 MIB_DESC(2, 0x3c, "RxGoodByte"),
54 MIB_DESC(2, 0x44, "RxBadByte"),
55 MIB_DESC(1, 0x4c, "RxOverFlow"),
56 MIB_DESC(1, 0x50, "Filtered"),
57 MIB_DESC(1, 0x54, "TxBroad"),
58 MIB_DESC(1, 0x58, "TxPause"),
59 MIB_DESC(1, 0x5c, "TxMulti"),
60 MIB_DESC(1, 0x60, "TxUnderRun"),
61 MIB_DESC(1, 0x64, "Tx64Byte"),
62 MIB_DESC(1, 0x68, "Tx128Byte"),
63 MIB_DESC(1, 0x6c, "Tx256Byte"),
64 MIB_DESC(1, 0x70, "Tx512Byte"),
65 MIB_DESC(1, 0x74, "Tx1024Byte"),
66 MIB_DESC(1, 0x78, "Tx1518Byte"),
67 MIB_DESC(1, 0x7c, "TxMaxByte"),
68 MIB_DESC(1, 0x80, "TxOverSize"),
69 MIB_DESC(2, 0x84, "TxByte"),
70 MIB_DESC(1, 0x8c, "TxCollision"),
71 MIB_DESC(1, 0x90, "TxAbortCol"),
72 MIB_DESC(1, 0x94, "TxMultiCol"),
73 MIB_DESC(1, 0x98, "TxSingleCol"),
74 MIB_DESC(1, 0x9c, "TxExcDefer"),
75 MIB_DESC(1, 0xa0, "TxDefer"),
76 MIB_DESC(1, 0xa4, "TxLateCol"),
77};
78
79/* The 32bit switch registers are accessed indirectly. To achieve this we need
80 * to set the page of the register. Track the last page that was set to reduce
81 * mdio writes
82 */
83static u16 qca8k_current_page = 0xffff;
84
85static void
86qca8k_split_addr(u32 regaddr, u16 *r1, u16 *r2, u16 *page)
87{
88 regaddr >>= 1;
89 *r1 = regaddr & 0x1e;
90
91 regaddr >>= 5;
92 *r2 = regaddr & 0x7;
93
94 regaddr >>= 3;
95 *page = regaddr & 0x3ff;
96}
97
98static u32
99qca8k_mii_read32(struct mii_bus *bus, int phy_id, u32 regnum)
100{
101 u32 val;
102 int ret;
103
104 ret = bus->read(bus, phy_id, regnum);
105 if (ret >= 0) {
106 val = ret;
107 ret = bus->read(bus, phy_id, regnum + 1);
108 val |= ret << 16;
109 }
110
111 if (ret < 0) {
112 dev_err_ratelimited(&bus->dev,
113 "failed to read qca8k 32bit register\n");
114 return ret;
115 }
116
117 return val;
118}
119
120static void
121qca8k_mii_write32(struct mii_bus *bus, int phy_id, u32 regnum, u32 val)
122{
123 u16 lo, hi;
124 int ret;
125
126 lo = val & 0xffff;
127 hi = (u16)(val >> 16);
128
129 ret = bus->write(bus, phy_id, regnum, lo);
130 if (ret >= 0)
131 ret = bus->write(bus, phy_id, regnum + 1, hi);
132 if (ret < 0)
133 dev_err_ratelimited(&bus->dev,
134 "failed to write qca8k 32bit register\n");
135}
136
137static void
138qca8k_set_page(struct mii_bus *bus, u16 page)
139{
140 if (page == qca8k_current_page)
141 return;
142
143 if (bus->write(bus, 0x18, 0, page) < 0)
144 dev_err_ratelimited(&bus->dev,
145 "failed to set qca8k page\n");
146 qca8k_current_page = page;
147}
148
149static u32
150qca8k_read(struct qca8k_priv *priv, u32 reg)
151{
152 u16 r1, r2, page;
153 u32 val;
154
155 qca8k_split_addr(reg, &r1, &r2, &page);
156
157 mutex_lock_nested(&priv->bus->mdio_lock, MDIO_MUTEX_NESTED);
158
159 qca8k_set_page(priv->bus, page);
160 val = qca8k_mii_read32(priv->bus, 0x10 | r2, r1);
161
162 mutex_unlock(&priv->bus->mdio_lock);
163
164 return val;
165}
166
167static void
168qca8k_write(struct qca8k_priv *priv, u32 reg, u32 val)
169{
170 u16 r1, r2, page;
171
172 qca8k_split_addr(reg, &r1, &r2, &page);
173
174 mutex_lock_nested(&priv->bus->mdio_lock, MDIO_MUTEX_NESTED);
175
176 qca8k_set_page(priv->bus, page);
177 qca8k_mii_write32(priv->bus, 0x10 | r2, r1, val);
178
179 mutex_unlock(&priv->bus->mdio_lock);
180}
181
182static u32
183qca8k_rmw(struct qca8k_priv *priv, u32 reg, u32 mask, u32 val)
184{
185 u16 r1, r2, page;
186 u32 ret;
187
188 qca8k_split_addr(reg, &r1, &r2, &page);
189
190 mutex_lock_nested(&priv->bus->mdio_lock, MDIO_MUTEX_NESTED);
191
192 qca8k_set_page(priv->bus, page);
193 ret = qca8k_mii_read32(priv->bus, 0x10 | r2, r1);
194 ret &= ~mask;
195 ret |= val;
196 qca8k_mii_write32(priv->bus, 0x10 | r2, r1, ret);
197
198 mutex_unlock(&priv->bus->mdio_lock);
199
200 return ret;
201}
202
203static void
204qca8k_reg_set(struct qca8k_priv *priv, u32 reg, u32 val)
205{
206 qca8k_rmw(priv, reg, 0, val);
207}
208
209static void
210qca8k_reg_clear(struct qca8k_priv *priv, u32 reg, u32 val)
211{
212 qca8k_rmw(priv, reg, val, 0);
213}
214
215static int
216qca8k_regmap_read(void *ctx, uint32_t reg, uint32_t *val)
217{
218 struct qca8k_priv *priv = (struct qca8k_priv *)ctx;
219
220 *val = qca8k_read(priv, reg);
221
222 return 0;
223}
224
225static int
226qca8k_regmap_write(void *ctx, uint32_t reg, uint32_t val)
227{
228 struct qca8k_priv *priv = (struct qca8k_priv *)ctx;
229
230 qca8k_write(priv, reg, val);
231
232 return 0;
233}
234
235static const struct regmap_range qca8k_readable_ranges[] = {
236 regmap_reg_range(0x0000, 0x00e4), /* Global control */
237 regmap_reg_range(0x0100, 0x0168), /* EEE control */
238 regmap_reg_range(0x0200, 0x0270), /* Parser control */
239 regmap_reg_range(0x0400, 0x0454), /* ACL */
240 regmap_reg_range(0x0600, 0x0718), /* Lookup */
241 regmap_reg_range(0x0800, 0x0b70), /* QM */
242 regmap_reg_range(0x0c00, 0x0c80), /* PKT */
243 regmap_reg_range(0x0e00, 0x0e98), /* L3 */
244 regmap_reg_range(0x1000, 0x10ac), /* MIB - Port0 */
245 regmap_reg_range(0x1100, 0x11ac), /* MIB - Port1 */
246 regmap_reg_range(0x1200, 0x12ac), /* MIB - Port2 */
247 regmap_reg_range(0x1300, 0x13ac), /* MIB - Port3 */
248 regmap_reg_range(0x1400, 0x14ac), /* MIB - Port4 */
249 regmap_reg_range(0x1500, 0x15ac), /* MIB - Port5 */
250 regmap_reg_range(0x1600, 0x16ac), /* MIB - Port6 */
251
252};
253
254static struct regmap_access_table qca8k_readable_table = {
255 .yes_ranges = qca8k_readable_ranges,
256 .n_yes_ranges = ARRAY_SIZE(qca8k_readable_ranges),
257};
258
259static struct regmap_config qca8k_regmap_config = {
260 .reg_bits = 16,
261 .val_bits = 32,
262 .reg_stride = 4,
263 .max_register = 0x16ac, /* end MIB - Port6 range */
264 .reg_read = qca8k_regmap_read,
265 .reg_write = qca8k_regmap_write,
266 .rd_table = &qca8k_readable_table,
267};
268
269static int
270qca8k_busy_wait(struct qca8k_priv *priv, u32 reg, u32 mask)
271{
272 unsigned long timeout;
273
274 timeout = jiffies + msecs_to_jiffies(20);
275
276 /* loop until the busy flag has cleared */
277 do {
278 u32 val = qca8k_read(priv, reg);
279 int busy = val & mask;
280
281 if (!busy)
282 break;
283 cond_resched();
284 } while (!time_after_eq(jiffies, timeout));
285
286 return time_after_eq(jiffies, timeout);
287}
288
289static void
290qca8k_fdb_read(struct qca8k_priv *priv, struct qca8k_fdb *fdb)
291{
292 u32 reg[4];
293 int i;
294
295 /* load the ARL table into an array */
296 for (i = 0; i < 4; i++)
297 reg[i] = qca8k_read(priv, QCA8K_REG_ATU_DATA0 + (i * 4));
298
299 /* vid - 83:72 */
300 fdb->vid = (reg[2] >> QCA8K_ATU_VID_S) & QCA8K_ATU_VID_M;
301 /* aging - 67:64 */
302 fdb->aging = reg[2] & QCA8K_ATU_STATUS_M;
303 /* portmask - 54:48 */
304 fdb->port_mask = (reg[1] >> QCA8K_ATU_PORT_S) & QCA8K_ATU_PORT_M;
305 /* mac - 47:0 */
306 fdb->mac[0] = (reg[1] >> QCA8K_ATU_ADDR0_S) & 0xff;
307 fdb->mac[1] = reg[1] & 0xff;
308 fdb->mac[2] = (reg[0] >> QCA8K_ATU_ADDR2_S) & 0xff;
309 fdb->mac[3] = (reg[0] >> QCA8K_ATU_ADDR3_S) & 0xff;
310 fdb->mac[4] = (reg[0] >> QCA8K_ATU_ADDR4_S) & 0xff;
311 fdb->mac[5] = reg[0] & 0xff;
312}
313
314static void
315qca8k_fdb_write(struct qca8k_priv *priv, u16 vid, u8 port_mask, const u8 *mac,
316 u8 aging)
317{
318 u32 reg[3] = { 0 };
319 int i;
320
321 /* vid - 83:72 */
322 reg[2] = (vid & QCA8K_ATU_VID_M) << QCA8K_ATU_VID_S;
323 /* aging - 67:64 */
324 reg[2] |= aging & QCA8K_ATU_STATUS_M;
325 /* portmask - 54:48 */
326 reg[1] = (port_mask & QCA8K_ATU_PORT_M) << QCA8K_ATU_PORT_S;
327 /* mac - 47:0 */
328 reg[1] |= mac[0] << QCA8K_ATU_ADDR0_S;
329 reg[1] |= mac[1];
330 reg[0] |= mac[2] << QCA8K_ATU_ADDR2_S;
331 reg[0] |= mac[3] << QCA8K_ATU_ADDR3_S;
332 reg[0] |= mac[4] << QCA8K_ATU_ADDR4_S;
333 reg[0] |= mac[5];
334
335 /* load the array into the ARL table */
336 for (i = 0; i < 3; i++)
337 qca8k_write(priv, QCA8K_REG_ATU_DATA0 + (i * 4), reg[i]);
338}
339
340static int
341qca8k_fdb_access(struct qca8k_priv *priv, enum qca8k_fdb_cmd cmd, int port)
342{
343 u32 reg;
344
345 /* Set the command and FDB index */
346 reg = QCA8K_ATU_FUNC_BUSY;
347 reg |= cmd;
348 if (port >= 0) {
349 reg |= QCA8K_ATU_FUNC_PORT_EN;
350 reg |= (port & QCA8K_ATU_FUNC_PORT_M) << QCA8K_ATU_FUNC_PORT_S;
351 }
352
353 /* Write the function register triggering the table access */
354 qca8k_write(priv, QCA8K_REG_ATU_FUNC, reg);
355
356 /* wait for completion */
357 if (qca8k_busy_wait(priv, QCA8K_REG_ATU_FUNC, QCA8K_ATU_FUNC_BUSY))
358 return -1;
359
360 /* Check for table full violation when adding an entry */
361 if (cmd == QCA8K_FDB_LOAD) {
362 reg = qca8k_read(priv, QCA8K_REG_ATU_FUNC);
363 if (reg & QCA8K_ATU_FUNC_FULL)
364 return -1;
365 }
366
367 return 0;
368}
369
370static int
371qca8k_fdb_next(struct qca8k_priv *priv, struct qca8k_fdb *fdb, int port)
372{
373 int ret;
374
375 qca8k_fdb_write(priv, fdb->vid, fdb->port_mask, fdb->mac, fdb->aging);
376 ret = qca8k_fdb_access(priv, QCA8K_FDB_NEXT, port);
377 if (ret >= 0)
378 qca8k_fdb_read(priv, fdb);
379
380 return ret;
381}
382
383static int
384qca8k_fdb_add(struct qca8k_priv *priv, const u8 *mac, u16 port_mask,
385 u16 vid, u8 aging)
386{
387 int ret;
388
389 mutex_lock(&priv->reg_mutex);
390 qca8k_fdb_write(priv, vid, port_mask, mac, aging);
391 ret = qca8k_fdb_access(priv, QCA8K_FDB_LOAD, -1);
392 mutex_unlock(&priv->reg_mutex);
393
394 return ret;
395}
396
397static int
398qca8k_fdb_del(struct qca8k_priv *priv, const u8 *mac, u16 port_mask, u16 vid)
399{
400 int ret;
401
402 mutex_lock(&priv->reg_mutex);
403 qca8k_fdb_write(priv, vid, port_mask, mac, 0);
404 ret = qca8k_fdb_access(priv, QCA8K_FDB_PURGE, -1);
405 mutex_unlock(&priv->reg_mutex);
406
407 return ret;
408}
409
410static void
411qca8k_fdb_flush(struct qca8k_priv *priv)
412{
413 mutex_lock(&priv->reg_mutex);
414 qca8k_fdb_access(priv, QCA8K_FDB_FLUSH, -1);
415 mutex_unlock(&priv->reg_mutex);
416}
417
418static void
419qca8k_mib_init(struct qca8k_priv *priv)
420{
421 mutex_lock(&priv->reg_mutex);
422 qca8k_reg_set(priv, QCA8K_REG_MIB, QCA8K_MIB_FLUSH | QCA8K_MIB_BUSY);
423 qca8k_busy_wait(priv, QCA8K_REG_MIB, QCA8K_MIB_BUSY);
424 qca8k_reg_set(priv, QCA8K_REG_MIB, QCA8K_MIB_CPU_KEEP);
425 qca8k_write(priv, QCA8K_REG_MODULE_EN, QCA8K_MODULE_EN_MIB);
426 mutex_unlock(&priv->reg_mutex);
427}
428
429static int
430qca8k_set_pad_ctrl(struct qca8k_priv *priv, int port, int mode)
431{
432 u32 reg;
433
434 switch (port) {
435 case 0:
436 reg = QCA8K_REG_PORT0_PAD_CTRL;
437 break;
438 case 6:
439 reg = QCA8K_REG_PORT6_PAD_CTRL;
440 break;
441 default:
442 pr_err("Can't set PAD_CTRL on port %d\n", port);
443 return -EINVAL;
444 }
445
446 /* Configure a port to be directly connected to an external
447 * PHY or MAC.
448 */
449 switch (mode) {
450 case PHY_INTERFACE_MODE_RGMII:
451 qca8k_write(priv, reg,
452 QCA8K_PORT_PAD_RGMII_EN |
453 QCA8K_PORT_PAD_RGMII_TX_DELAY(3) |
454 QCA8K_PORT_PAD_RGMII_RX_DELAY(3));
455
456 /* According to the datasheet, RGMII delay is enabled through
457 * PORT5_PAD_CTRL for all ports, rather than individual port
458 * registers
459 */
460 qca8k_write(priv, QCA8K_REG_PORT5_PAD_CTRL,
461 QCA8K_PORT_PAD_RGMII_RX_DELAY_EN);
462 break;
463 case PHY_INTERFACE_MODE_SGMII:
464 qca8k_write(priv, reg, QCA8K_PORT_PAD_SGMII_EN);
465 break;
466 default:
467 pr_err("xMII mode %d not supported\n", mode);
468 return -EINVAL;
469 }
470
471 return 0;
472}
473
474static void
475qca8k_port_set_status(struct qca8k_priv *priv, int port, int enable)
476{
477 u32 mask = QCA8K_PORT_STATUS_TXMAC;
478
479 /* Port 0 and 6 have no internal PHY */
480 if ((port > 0) && (port < 6))
481 mask |= QCA8K_PORT_STATUS_LINK_AUTO;
482
483 if (enable)
484 qca8k_reg_set(priv, QCA8K_REG_PORT_STATUS(port), mask);
485 else
486 qca8k_reg_clear(priv, QCA8K_REG_PORT_STATUS(port), mask);
487}
488
489static int
490qca8k_setup(struct dsa_switch *ds)
491{
492 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
493 int ret, i, phy_mode = -1;
494
495 /* Make sure that port 0 is the cpu port */
496 if (!dsa_is_cpu_port(ds, 0)) {
497 pr_err("port 0 is not the CPU port\n");
498 return -EINVAL;
499 }
500
501 mutex_init(&priv->reg_mutex);
502
503 /* Start by setting up the register mapping */
504 priv->regmap = devm_regmap_init(ds->dev, NULL, priv,
505 &qca8k_regmap_config);
506 if (IS_ERR(priv->regmap))
507 pr_warn("regmap initialization failed");
508
509 /* Initialize CPU port pad mode (xMII type, delays...) */
510 phy_mode = of_get_phy_mode(ds->ports[ds->dst->cpu_port].dn);
511 if (phy_mode < 0) {
512 pr_err("Can't find phy-mode for master device\n");
513 return phy_mode;
514 }
515 ret = qca8k_set_pad_ctrl(priv, QCA8K_CPU_PORT, phy_mode);
516 if (ret < 0)
517 return ret;
518
519 /* Enable CPU Port */
520 qca8k_reg_set(priv, QCA8K_REG_GLOBAL_FW_CTRL0,
521 QCA8K_GLOBAL_FW_CTRL0_CPU_PORT_EN);
522 qca8k_port_set_status(priv, QCA8K_CPU_PORT, 1);
523 priv->port_sts[QCA8K_CPU_PORT].enabled = 1;
524
525 /* Enable MIB counters */
526 qca8k_mib_init(priv);
527
528 /* Enable QCA header mode on the cpu port */
529 qca8k_write(priv, QCA8K_REG_PORT_HDR_CTRL(QCA8K_CPU_PORT),
530 QCA8K_PORT_HDR_CTRL_ALL << QCA8K_PORT_HDR_CTRL_TX_S |
531 QCA8K_PORT_HDR_CTRL_ALL << QCA8K_PORT_HDR_CTRL_RX_S);
532
533 /* Disable forwarding by default on all ports */
534 for (i = 0; i < QCA8K_NUM_PORTS; i++)
535 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(i),
536 QCA8K_PORT_LOOKUP_MEMBER, 0);
537
538 /* Disable MAC by default on all user ports */
539 for (i = 1; i < QCA8K_NUM_PORTS; i++)
540 if (ds->enabled_port_mask & BIT(i))
541 qca8k_port_set_status(priv, i, 0);
542
543 /* Forward all unknown frames to CPU port for Linux processing */
544 qca8k_write(priv, QCA8K_REG_GLOBAL_FW_CTRL1,
545 BIT(0) << QCA8K_GLOBAL_FW_CTRL1_IGMP_DP_S |
546 BIT(0) << QCA8K_GLOBAL_FW_CTRL1_BC_DP_S |
547 BIT(0) << QCA8K_GLOBAL_FW_CTRL1_MC_DP_S |
548 BIT(0) << QCA8K_GLOBAL_FW_CTRL1_UC_DP_S);
549
550 /* Setup connection between CPU port & user ports */
551 for (i = 0; i < DSA_MAX_PORTS; i++) {
552 /* CPU port gets connected to all user ports of the switch */
553 if (dsa_is_cpu_port(ds, i)) {
554 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(QCA8K_CPU_PORT),
555 QCA8K_PORT_LOOKUP_MEMBER,
556 ds->enabled_port_mask);
557 }
558
559 /* Invividual user ports get connected to CPU port only */
560 if (ds->enabled_port_mask & BIT(i)) {
561 int shift = 16 * (i % 2);
562
563 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(i),
564 QCA8K_PORT_LOOKUP_MEMBER,
565 BIT(QCA8K_CPU_PORT));
566
567 /* Enable ARP Auto-learning by default */
568 qca8k_reg_set(priv, QCA8K_PORT_LOOKUP_CTRL(i),
569 QCA8K_PORT_LOOKUP_LEARN);
570
571 /* For port based vlans to work we need to set the
572 * default egress vid
573 */
574 qca8k_rmw(priv, QCA8K_EGRESS_VLAN(i),
575 0xffff << shift, 1 << shift);
576 qca8k_write(priv, QCA8K_REG_PORT_VLAN_CTRL0(i),
577 QCA8K_PORT_VLAN_CVID(1) |
578 QCA8K_PORT_VLAN_SVID(1));
579 }
580 }
581
582 /* Flush the FDB table */
583 qca8k_fdb_flush(priv);
584
585 return 0;
586}
587
588static int
589qca8k_phy_read(struct dsa_switch *ds, int phy, int regnum)
590{
591 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
592
593 return mdiobus_read(priv->bus, phy, regnum);
594}
595
596static int
597qca8k_phy_write(struct dsa_switch *ds, int phy, int regnum, u16 val)
598{
599 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
600
601 return mdiobus_write(priv->bus, phy, regnum, val);
602}
603
604static void
605qca8k_get_strings(struct dsa_switch *ds, int port, uint8_t *data)
606{
607 int i;
608
609 for (i = 0; i < ARRAY_SIZE(ar8327_mib); i++)
610 strncpy(data + i * ETH_GSTRING_LEN, ar8327_mib[i].name,
611 ETH_GSTRING_LEN);
612}
613
614static void
615qca8k_get_ethtool_stats(struct dsa_switch *ds, int port,
616 uint64_t *data)
617{
618 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
619 const struct qca8k_mib_desc *mib;
620 u32 reg, i;
621 u64 hi;
622
623 for (i = 0; i < ARRAY_SIZE(ar8327_mib); i++) {
624 mib = &ar8327_mib[i];
625 reg = QCA8K_PORT_MIB_COUNTER(port) + mib->offset;
626
627 data[i] = qca8k_read(priv, reg);
628 if (mib->size == 2) {
629 hi = qca8k_read(priv, reg + 4);
630 data[i] |= hi << 32;
631 }
632 }
633}
634
635static int
636qca8k_get_sset_count(struct dsa_switch *ds)
637{
638 return ARRAY_SIZE(ar8327_mib);
639}
640
641static void
642qca8k_eee_enable_set(struct dsa_switch *ds, int port, bool enable)
643{
644 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
645 u32 lpi_en = QCA8K_REG_EEE_CTRL_LPI_EN(port);
646 u32 reg;
647
648 mutex_lock(&priv->reg_mutex);
649 reg = qca8k_read(priv, QCA8K_REG_EEE_CTRL);
650 if (enable)
651 reg |= lpi_en;
652 else
653 reg &= ~lpi_en;
654 qca8k_write(priv, QCA8K_REG_EEE_CTRL, reg);
655 mutex_unlock(&priv->reg_mutex);
656}
657
658static int
659qca8k_eee_init(struct dsa_switch *ds, int port,
660 struct phy_device *phy)
661{
662 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
663 struct ethtool_eee *p = &priv->port_sts[port].eee;
664 int ret;
665
666 p->supported = (SUPPORTED_1000baseT_Full | SUPPORTED_100baseT_Full);
667
668 ret = phy_init_eee(phy, 0);
669 if (ret)
670 return ret;
671
672 qca8k_eee_enable_set(ds, port, true);
673
674 return 0;
675}
676
677static int
678qca8k_set_eee(struct dsa_switch *ds, int port,
679 struct phy_device *phydev,
680 struct ethtool_eee *e)
681{
682 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
683 struct ethtool_eee *p = &priv->port_sts[port].eee;
684 int ret = 0;
685
686 p->eee_enabled = e->eee_enabled;
687
688 if (e->eee_enabled) {
689 p->eee_enabled = qca8k_eee_init(ds, port, phydev);
690 if (!p->eee_enabled)
691 ret = -EOPNOTSUPP;
692 }
693 qca8k_eee_enable_set(ds, port, p->eee_enabled);
694
695 return ret;
696}
697
698static int
699qca8k_get_eee(struct dsa_switch *ds, int port,
700 struct ethtool_eee *e)
701{
702 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
703 struct ethtool_eee *p = &priv->port_sts[port].eee;
704 struct net_device *netdev = ds->ports[port].netdev;
705 int ret;
706
707 ret = phy_ethtool_get_eee(netdev->phydev, p);
708 if (!ret)
709 e->eee_active =
710 !!(p->supported & p->advertised & p->lp_advertised);
711 else
712 e->eee_active = 0;
713
714 e->eee_enabled = p->eee_enabled;
715
716 return ret;
717}
718
719static void
720qca8k_port_stp_state_set(struct dsa_switch *ds, int port, u8 state)
721{
722 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
723 u32 stp_state;
724
725 switch (state) {
726 case BR_STATE_DISABLED:
727 stp_state = QCA8K_PORT_LOOKUP_STATE_DISABLED;
728 break;
729 case BR_STATE_BLOCKING:
730 stp_state = QCA8K_PORT_LOOKUP_STATE_BLOCKING;
731 break;
732 case BR_STATE_LISTENING:
733 stp_state = QCA8K_PORT_LOOKUP_STATE_LISTENING;
734 break;
735 case BR_STATE_LEARNING:
736 stp_state = QCA8K_PORT_LOOKUP_STATE_LEARNING;
737 break;
738 case BR_STATE_FORWARDING:
739 default:
740 stp_state = QCA8K_PORT_LOOKUP_STATE_FORWARD;
741 break;
742 }
743
744 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(port),
745 QCA8K_PORT_LOOKUP_STATE_MASK, stp_state);
746}
747
748static int
749qca8k_port_bridge_join(struct dsa_switch *ds, int port,
750 struct net_device *bridge)
751{
752 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
753 int port_mask = BIT(QCA8K_CPU_PORT);
754 int i;
755
756 priv->port_sts[port].bridge_dev = bridge;
757
758 for (i = 1; i < QCA8K_NUM_PORTS; i++) {
759 if (priv->port_sts[i].bridge_dev != bridge)
760 continue;
761 /* Add this port to the portvlan mask of the other ports
762 * in the bridge
763 */
764 qca8k_reg_set(priv,
765 QCA8K_PORT_LOOKUP_CTRL(i),
766 BIT(port));
767 if (i != port)
768 port_mask |= BIT(i);
769 }
770 /* Add all other ports to this ports portvlan mask */
771 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(port),
772 QCA8K_PORT_LOOKUP_MEMBER, port_mask);
773
774 return 0;
775}
776
777static void
778qca8k_port_bridge_leave(struct dsa_switch *ds, int port)
779{
780 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
781 int i;
782
783 for (i = 1; i < QCA8K_NUM_PORTS; i++) {
784 if (priv->port_sts[i].bridge_dev !=
785 priv->port_sts[port].bridge_dev)
786 continue;
787 /* Remove this port to the portvlan mask of the other ports
788 * in the bridge
789 */
790 qca8k_reg_clear(priv,
791 QCA8K_PORT_LOOKUP_CTRL(i),
792 BIT(port));
793 }
794 priv->port_sts[port].bridge_dev = NULL;
795 /* Set the cpu port to be the only one in the portvlan mask of
796 * this port
797 */
798 qca8k_rmw(priv, QCA8K_PORT_LOOKUP_CTRL(port),
799 QCA8K_PORT_LOOKUP_MEMBER, BIT(QCA8K_CPU_PORT));
800}
801
802static int
803qca8k_port_enable(struct dsa_switch *ds, int port,
804 struct phy_device *phy)
805{
806 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
807
808 qca8k_port_set_status(priv, port, 1);
809 priv->port_sts[port].enabled = 1;
810
811 return 0;
812}
813
814static void
815qca8k_port_disable(struct dsa_switch *ds, int port,
816 struct phy_device *phy)
817{
818 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
819
820 qca8k_port_set_status(priv, port, 0);
821 priv->port_sts[port].enabled = 0;
822}
823
824static int
825qca8k_port_fdb_insert(struct qca8k_priv *priv, const u8 *addr,
826 u16 port_mask, u16 vid)
827{
828 /* Set the vid to the port vlan id if no vid is set */
829 if (!vid)
830 vid = 1;
831
832 return qca8k_fdb_add(priv, addr, port_mask, vid,
833 QCA8K_ATU_STATUS_STATIC);
834}
835
836static int
837qca8k_port_fdb_prepare(struct dsa_switch *ds, int port,
838 const struct switchdev_obj_port_fdb *fdb,
839 struct switchdev_trans *trans)
840{
841 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
842
843 /* The FDB table for static and auto learned entries is the same. We
844 * need to reserve an entry with no port_mask set to make sure that
845 * when port_fdb_add is called an entry is still available. Otherwise
846 * the last free entry might have been used up by auto learning
847 */
848 return qca8k_port_fdb_insert(priv, fdb->addr, 0, fdb->vid);
849}
850
851static void
852qca8k_port_fdb_add(struct dsa_switch *ds, int port,
853 const struct switchdev_obj_port_fdb *fdb,
854 struct switchdev_trans *trans)
855{
856 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
857 u16 port_mask = BIT(port);
858
859 /* Update the FDB entry adding the port_mask */
860 qca8k_port_fdb_insert(priv, fdb->addr, port_mask, fdb->vid);
861}
862
863static int
864qca8k_port_fdb_del(struct dsa_switch *ds, int port,
865 const struct switchdev_obj_port_fdb *fdb)
866{
867 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
868 u16 port_mask = BIT(port);
869 u16 vid = fdb->vid;
870
871 if (!vid)
872 vid = 1;
873
874 return qca8k_fdb_del(priv, fdb->addr, port_mask, vid);
875}
876
877static int
878qca8k_port_fdb_dump(struct dsa_switch *ds, int port,
879 struct switchdev_obj_port_fdb *fdb,
880 int (*cb)(struct switchdev_obj *obj))
881{
882 struct qca8k_priv *priv = (struct qca8k_priv *)ds->priv;
883 struct qca8k_fdb _fdb = { 0 };
884 int cnt = QCA8K_NUM_FDB_RECORDS;
885 int ret = 0;
886
887 mutex_lock(&priv->reg_mutex);
888 while (cnt-- && !qca8k_fdb_next(priv, &_fdb, port)) {
889 if (!_fdb.aging)
890 break;
891
892 ether_addr_copy(fdb->addr, _fdb.mac);
893 fdb->vid = _fdb.vid;
894 if (_fdb.aging == QCA8K_ATU_STATUS_STATIC)
895 fdb->ndm_state = NUD_NOARP;
896 else
897 fdb->ndm_state = NUD_REACHABLE;
898
899 ret = cb(&fdb->obj);
900 if (ret)
901 break;
902 }
903 mutex_unlock(&priv->reg_mutex);
904
905 return 0;
906}
907
908static enum dsa_tag_protocol
909qca8k_get_tag_protocol(struct dsa_switch *ds)
910{
911 return DSA_TAG_PROTO_QCA;
912}
913
914static struct dsa_switch_ops qca8k_switch_ops = {
915 .get_tag_protocol = qca8k_get_tag_protocol,
916 .setup = qca8k_setup,
917 .get_strings = qca8k_get_strings,
918 .phy_read = qca8k_phy_read,
919 .phy_write = qca8k_phy_write,
920 .get_ethtool_stats = qca8k_get_ethtool_stats,
921 .get_sset_count = qca8k_get_sset_count,
922 .get_eee = qca8k_get_eee,
923 .set_eee = qca8k_set_eee,
924 .port_enable = qca8k_port_enable,
925 .port_disable = qca8k_port_disable,
926 .port_stp_state_set = qca8k_port_stp_state_set,
927 .port_bridge_join = qca8k_port_bridge_join,
928 .port_bridge_leave = qca8k_port_bridge_leave,
929 .port_fdb_prepare = qca8k_port_fdb_prepare,
930 .port_fdb_add = qca8k_port_fdb_add,
931 .port_fdb_del = qca8k_port_fdb_del,
932 .port_fdb_dump = qca8k_port_fdb_dump,
933};
934
935static int
936qca8k_sw_probe(struct mdio_device *mdiodev)
937{
938 struct qca8k_priv *priv;
939 u32 id;
940
941 /* allocate the private data struct so that we can probe the switches
942 * ID register
943 */
944 priv = devm_kzalloc(&mdiodev->dev, sizeof(*priv), GFP_KERNEL);
945 if (!priv)
946 return -ENOMEM;
947
948 priv->bus = mdiodev->bus;
949
950 /* read the switches ID register */
951 id = qca8k_read(priv, QCA8K_REG_MASK_CTRL);
952 id >>= QCA8K_MASK_CTRL_ID_S;
953 id &= QCA8K_MASK_CTRL_ID_M;
954 if (id != QCA8K_ID_QCA8337)
955 return -ENODEV;
956
957 priv->ds = devm_kzalloc(&mdiodev->dev, sizeof(*priv->ds), GFP_KERNEL);
958 if (!priv->ds)
959 return -ENOMEM;
960
961 priv->ds->priv = priv;
962 priv->ds->dev = &mdiodev->dev;
963 priv->ds->ops = &qca8k_switch_ops;
964 mutex_init(&priv->reg_mutex);
965 dev_set_drvdata(&mdiodev->dev, priv);
966
967 return dsa_register_switch(priv->ds, priv->ds->dev->of_node);
968}
969
970static void
971qca8k_sw_remove(struct mdio_device *mdiodev)
972{
973 struct qca8k_priv *priv = dev_get_drvdata(&mdiodev->dev);
974 int i;
975
976 for (i = 0; i < QCA8K_NUM_PORTS; i++)
977 qca8k_port_set_status(priv, i, 0);
978
979 dsa_unregister_switch(priv->ds);
980}
981
982#ifdef CONFIG_PM_SLEEP
983static void
984qca8k_set_pm(struct qca8k_priv *priv, int enable)
985{
986 int i;
987
988 for (i = 0; i < QCA8K_NUM_PORTS; i++) {
989 if (!priv->port_sts[i].enabled)
990 continue;
991
992 qca8k_port_set_status(priv, i, enable);
993 }
994}
995
996static int qca8k_suspend(struct device *dev)
997{
998 struct platform_device *pdev = to_platform_device(dev);
999 struct qca8k_priv *priv = platform_get_drvdata(pdev);
1000
1001 qca8k_set_pm(priv, 0);
1002
1003 return dsa_switch_suspend(priv->ds);
1004}
1005
1006static int qca8k_resume(struct device *dev)
1007{
1008 struct platform_device *pdev = to_platform_device(dev);
1009 struct qca8k_priv *priv = platform_get_drvdata(pdev);
1010
1011 qca8k_set_pm(priv, 1);
1012
1013 return dsa_switch_resume(priv->ds);
1014}
1015#endif /* CONFIG_PM_SLEEP */
1016
1017static SIMPLE_DEV_PM_OPS(qca8k_pm_ops,
1018 qca8k_suspend, qca8k_resume);
1019
1020static const struct of_device_id qca8k_of_match[] = {
1021 { .compatible = "qca,qca8337" },
1022 { /* sentinel */ },
1023};
1024
1025static struct mdio_driver qca8kmdio_driver = {
1026 .probe = qca8k_sw_probe,
1027 .remove = qca8k_sw_remove,
1028 .mdiodrv.driver = {
1029 .name = "qca8k",
1030 .of_match_table = qca8k_of_match,
1031 .pm = &qca8k_pm_ops,
1032 },
1033};
1034
1035mdio_module_driver(qca8kmdio_driver);
1036
1037MODULE_AUTHOR("Mathieu Olivari, John Crispin <john@phrozen.org>");
1038MODULE_DESCRIPTION("Driver for QCA8K ethernet switch family");
1039MODULE_LICENSE("GPL v2");
1040MODULE_ALIAS("platform:qca8k");