Loading...
1/*
2 * linux/drivers/mfd/mcp-sa11x0.c
3 *
4 * Copyright (C) 2001-2005 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
9 *
10 * SA11x0 MCP (Multimedia Communications Port) driver.
11 *
12 * MCP read/write timeouts from Jordi Colomer, rehacked by rmk.
13 */
14#include <linux/module.h>
15#include <linux/init.h>
16#include <linux/errno.h>
17#include <linux/kernel.h>
18#include <linux/delay.h>
19#include <linux/spinlock.h>
20#include <linux/platform_device.h>
21#include <linux/mfd/mcp.h>
22
23#include <mach/dma.h>
24#include <mach/hardware.h>
25#include <asm/mach-types.h>
26#include <asm/system.h>
27#include <mach/mcp.h>
28
29#include <mach/assabet.h>
30
31
32struct mcp_sa11x0 {
33 u32 mccr0;
34 u32 mccr1;
35};
36
37#define priv(mcp) ((struct mcp_sa11x0 *)mcp_priv(mcp))
38
39static void
40mcp_sa11x0_set_telecom_divisor(struct mcp *mcp, unsigned int divisor)
41{
42 unsigned int mccr0;
43
44 divisor /= 32;
45
46 mccr0 = Ser4MCCR0 & ~0x00007f00;
47 mccr0 |= divisor << 8;
48 Ser4MCCR0 = mccr0;
49}
50
51static void
52mcp_sa11x0_set_audio_divisor(struct mcp *mcp, unsigned int divisor)
53{
54 unsigned int mccr0;
55
56 divisor /= 32;
57
58 mccr0 = Ser4MCCR0 & ~0x0000007f;
59 mccr0 |= divisor;
60 Ser4MCCR0 = mccr0;
61}
62
63/*
64 * Write data to the device. The bit should be set after 3 subframe
65 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
66 * We really should try doing something more productive while we
67 * wait.
68 */
69static void
70mcp_sa11x0_write(struct mcp *mcp, unsigned int reg, unsigned int val)
71{
72 int ret = -ETIME;
73 int i;
74
75 Ser4MCDR2 = reg << 17 | MCDR2_Wr | (val & 0xffff);
76
77 for (i = 0; i < 2; i++) {
78 udelay(mcp->rw_timeout);
79 if (Ser4MCSR & MCSR_CWC) {
80 ret = 0;
81 break;
82 }
83 }
84
85 if (ret < 0)
86 printk(KERN_WARNING "mcp: write timed out\n");
87}
88
89/*
90 * Read data from the device. The bit should be set after 3 subframe
91 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
92 * We really should try doing something more productive while we
93 * wait.
94 */
95static unsigned int
96mcp_sa11x0_read(struct mcp *mcp, unsigned int reg)
97{
98 int ret = -ETIME;
99 int i;
100
101 Ser4MCDR2 = reg << 17 | MCDR2_Rd;
102
103 for (i = 0; i < 2; i++) {
104 udelay(mcp->rw_timeout);
105 if (Ser4MCSR & MCSR_CRC) {
106 ret = Ser4MCDR2 & 0xffff;
107 break;
108 }
109 }
110
111 if (ret < 0)
112 printk(KERN_WARNING "mcp: read timed out\n");
113
114 return ret;
115}
116
117static void mcp_sa11x0_enable(struct mcp *mcp)
118{
119 Ser4MCSR = -1;
120 Ser4MCCR0 |= MCCR0_MCE;
121}
122
123static void mcp_sa11x0_disable(struct mcp *mcp)
124{
125 Ser4MCCR0 &= ~MCCR0_MCE;
126}
127
128/*
129 * Our methods.
130 */
131static struct mcp_ops mcp_sa11x0 = {
132 .set_telecom_divisor = mcp_sa11x0_set_telecom_divisor,
133 .set_audio_divisor = mcp_sa11x0_set_audio_divisor,
134 .reg_write = mcp_sa11x0_write,
135 .reg_read = mcp_sa11x0_read,
136 .enable = mcp_sa11x0_enable,
137 .disable = mcp_sa11x0_disable,
138};
139
140static int mcp_sa11x0_probe(struct platform_device *pdev)
141{
142 struct mcp_plat_data *data = pdev->dev.platform_data;
143 struct mcp *mcp;
144 int ret;
145
146 if (!data)
147 return -ENODEV;
148
149 if (!request_mem_region(0x80060000, 0x60, "sa11x0-mcp"))
150 return -EBUSY;
151
152 mcp = mcp_host_alloc(&pdev->dev, sizeof(struct mcp_sa11x0));
153 if (!mcp) {
154 ret = -ENOMEM;
155 goto release;
156 }
157
158 mcp->owner = THIS_MODULE;
159 mcp->ops = &mcp_sa11x0;
160 mcp->sclk_rate = data->sclk_rate;
161 mcp->dma_audio_rd = DMA_Ser4MCP0Rd;
162 mcp->dma_audio_wr = DMA_Ser4MCP0Wr;
163 mcp->dma_telco_rd = DMA_Ser4MCP1Rd;
164 mcp->dma_telco_wr = DMA_Ser4MCP1Wr;
165 mcp->gpio_base = data->gpio_base;
166
167 platform_set_drvdata(pdev, mcp);
168
169 if (machine_is_assabet()) {
170 ASSABET_BCR_set(ASSABET_BCR_CODEC_RST);
171 }
172
173 /*
174 * Setup the PPC unit correctly.
175 */
176 PPDR &= ~PPC_RXD4;
177 PPDR |= PPC_TXD4 | PPC_SCLK | PPC_SFRM;
178 PSDR |= PPC_RXD4;
179 PSDR &= ~(PPC_TXD4 | PPC_SCLK | PPC_SFRM);
180 PPSR &= ~(PPC_TXD4 | PPC_SCLK | PPC_SFRM);
181
182 /*
183 * Initialise device. Note that we initially
184 * set the sampling rate to minimum.
185 */
186 Ser4MCSR = -1;
187 Ser4MCCR1 = data->mccr1;
188 Ser4MCCR0 = data->mccr0 | 0x7f7f;
189
190 /*
191 * Calculate the read/write timeout (us) from the bit clock
192 * rate. This is the period for 3 64-bit frames. Always
193 * round this time up.
194 */
195 mcp->rw_timeout = (64 * 3 * 1000000 + mcp->sclk_rate - 1) /
196 mcp->sclk_rate;
197
198 ret = mcp_host_register(mcp);
199 if (ret == 0)
200 goto out;
201
202 release:
203 release_mem_region(0x80060000, 0x60);
204 platform_set_drvdata(pdev, NULL);
205
206 out:
207 return ret;
208}
209
210static int mcp_sa11x0_remove(struct platform_device *dev)
211{
212 struct mcp *mcp = platform_get_drvdata(dev);
213
214 platform_set_drvdata(dev, NULL);
215 mcp_host_unregister(mcp);
216 release_mem_region(0x80060000, 0x60);
217
218 return 0;
219}
220
221static int mcp_sa11x0_suspend(struct platform_device *dev, pm_message_t state)
222{
223 struct mcp *mcp = platform_get_drvdata(dev);
224
225 priv(mcp)->mccr0 = Ser4MCCR0;
226 priv(mcp)->mccr1 = Ser4MCCR1;
227 Ser4MCCR0 &= ~MCCR0_MCE;
228
229 return 0;
230}
231
232static int mcp_sa11x0_resume(struct platform_device *dev)
233{
234 struct mcp *mcp = platform_get_drvdata(dev);
235
236 Ser4MCCR1 = priv(mcp)->mccr1;
237 Ser4MCCR0 = priv(mcp)->mccr0;
238
239 return 0;
240}
241
242/*
243 * The driver for the SA11x0 MCP port.
244 */
245MODULE_ALIAS("platform:sa11x0-mcp");
246
247static struct platform_driver mcp_sa11x0_driver = {
248 .probe = mcp_sa11x0_probe,
249 .remove = mcp_sa11x0_remove,
250 .suspend = mcp_sa11x0_suspend,
251 .resume = mcp_sa11x0_resume,
252 .driver = {
253 .name = "sa11x0-mcp",
254 },
255};
256
257/*
258 * This needs re-working
259 */
260static int __init mcp_sa11x0_init(void)
261{
262 return platform_driver_register(&mcp_sa11x0_driver);
263}
264
265static void __exit mcp_sa11x0_exit(void)
266{
267 platform_driver_unregister(&mcp_sa11x0_driver);
268}
269
270module_init(mcp_sa11x0_init);
271module_exit(mcp_sa11x0_exit);
272
273MODULE_AUTHOR("Russell King <rmk@arm.linux.org.uk>");
274MODULE_DESCRIPTION("SA11x0 multimedia communications port driver");
275MODULE_LICENSE("GPL");
1/*
2 * linux/drivers/mfd/mcp-sa11x0.c
3 *
4 * Copyright (C) 2001-2005 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
9 *
10 * SA11x0 MCP (Multimedia Communications Port) driver.
11 *
12 * MCP read/write timeouts from Jordi Colomer, rehacked by rmk.
13 */
14#include <linux/module.h>
15#include <linux/io.h>
16#include <linux/errno.h>
17#include <linux/kernel.h>
18#include <linux/delay.h>
19#include <linux/spinlock.h>
20#include <linux/platform_device.h>
21#include <linux/pm.h>
22#include <linux/mfd/mcp.h>
23
24#include <mach/hardware.h>
25#include <asm/mach-types.h>
26#include <linux/platform_data/mfd-mcp-sa11x0.h>
27
28#define DRIVER_NAME "sa11x0-mcp"
29
30struct mcp_sa11x0 {
31 void __iomem *base0;
32 void __iomem *base1;
33 u32 mccr0;
34 u32 mccr1;
35};
36
37/* Register offsets */
38#define MCCR0(m) ((m)->base0 + 0x00)
39#define MCDR0(m) ((m)->base0 + 0x08)
40#define MCDR1(m) ((m)->base0 + 0x0c)
41#define MCDR2(m) ((m)->base0 + 0x10)
42#define MCSR(m) ((m)->base0 + 0x18)
43#define MCCR1(m) ((m)->base1 + 0x00)
44
45#define priv(mcp) ((struct mcp_sa11x0 *)mcp_priv(mcp))
46
47static void
48mcp_sa11x0_set_telecom_divisor(struct mcp *mcp, unsigned int divisor)
49{
50 struct mcp_sa11x0 *m = priv(mcp);
51
52 divisor /= 32;
53
54 m->mccr0 &= ~0x00007f00;
55 m->mccr0 |= divisor << 8;
56 writel_relaxed(m->mccr0, MCCR0(m));
57}
58
59static void
60mcp_sa11x0_set_audio_divisor(struct mcp *mcp, unsigned int divisor)
61{
62 struct mcp_sa11x0 *m = priv(mcp);
63
64 divisor /= 32;
65
66 m->mccr0 &= ~0x0000007f;
67 m->mccr0 |= divisor;
68 writel_relaxed(m->mccr0, MCCR0(m));
69}
70
71/*
72 * Write data to the device. The bit should be set after 3 subframe
73 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
74 * We really should try doing something more productive while we
75 * wait.
76 */
77static void
78mcp_sa11x0_write(struct mcp *mcp, unsigned int reg, unsigned int val)
79{
80 struct mcp_sa11x0 *m = priv(mcp);
81 int ret = -ETIME;
82 int i;
83
84 writel_relaxed(reg << 17 | MCDR2_Wr | (val & 0xffff), MCDR2(m));
85
86 for (i = 0; i < 2; i++) {
87 udelay(mcp->rw_timeout);
88 if (readl_relaxed(MCSR(m)) & MCSR_CWC) {
89 ret = 0;
90 break;
91 }
92 }
93
94 if (ret < 0)
95 printk(KERN_WARNING "mcp: write timed out\n");
96}
97
98/*
99 * Read data from the device. The bit should be set after 3 subframe
100 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
101 * We really should try doing something more productive while we
102 * wait.
103 */
104static unsigned int
105mcp_sa11x0_read(struct mcp *mcp, unsigned int reg)
106{
107 struct mcp_sa11x0 *m = priv(mcp);
108 int ret = -ETIME;
109 int i;
110
111 writel_relaxed(reg << 17 | MCDR2_Rd, MCDR2(m));
112
113 for (i = 0; i < 2; i++) {
114 udelay(mcp->rw_timeout);
115 if (readl_relaxed(MCSR(m)) & MCSR_CRC) {
116 ret = readl_relaxed(MCDR2(m)) & 0xffff;
117 break;
118 }
119 }
120
121 if (ret < 0)
122 printk(KERN_WARNING "mcp: read timed out\n");
123
124 return ret;
125}
126
127static void mcp_sa11x0_enable(struct mcp *mcp)
128{
129 struct mcp_sa11x0 *m = priv(mcp);
130
131 writel(-1, MCSR(m));
132 m->mccr0 |= MCCR0_MCE;
133 writel_relaxed(m->mccr0, MCCR0(m));
134}
135
136static void mcp_sa11x0_disable(struct mcp *mcp)
137{
138 struct mcp_sa11x0 *m = priv(mcp);
139
140 m->mccr0 &= ~MCCR0_MCE;
141 writel_relaxed(m->mccr0, MCCR0(m));
142}
143
144/*
145 * Our methods.
146 */
147static struct mcp_ops mcp_sa11x0 = {
148 .set_telecom_divisor = mcp_sa11x0_set_telecom_divisor,
149 .set_audio_divisor = mcp_sa11x0_set_audio_divisor,
150 .reg_write = mcp_sa11x0_write,
151 .reg_read = mcp_sa11x0_read,
152 .enable = mcp_sa11x0_enable,
153 .disable = mcp_sa11x0_disable,
154};
155
156static int mcp_sa11x0_probe(struct platform_device *dev)
157{
158 struct mcp_plat_data *data = dev_get_platdata(&dev->dev);
159 struct resource *mem0, *mem1;
160 struct mcp_sa11x0 *m;
161 struct mcp *mcp;
162 int ret;
163
164 if (!data)
165 return -ENODEV;
166
167 mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
168 mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
169 if (!mem0 || !mem1)
170 return -ENXIO;
171
172 if (!request_mem_region(mem0->start, resource_size(mem0),
173 DRIVER_NAME)) {
174 ret = -EBUSY;
175 goto err_mem0;
176 }
177
178 if (!request_mem_region(mem1->start, resource_size(mem1),
179 DRIVER_NAME)) {
180 ret = -EBUSY;
181 goto err_mem1;
182 }
183
184 mcp = mcp_host_alloc(&dev->dev, sizeof(struct mcp_sa11x0));
185 if (!mcp) {
186 ret = -ENOMEM;
187 goto err_alloc;
188 }
189
190 mcp->owner = THIS_MODULE;
191 mcp->ops = &mcp_sa11x0;
192 mcp->sclk_rate = data->sclk_rate;
193
194 m = priv(mcp);
195 m->mccr0 = data->mccr0 | 0x7f7f;
196 m->mccr1 = data->mccr1;
197
198 m->base0 = ioremap(mem0->start, resource_size(mem0));
199 m->base1 = ioremap(mem1->start, resource_size(mem1));
200 if (!m->base0 || !m->base1) {
201 ret = -ENOMEM;
202 goto err_ioremap;
203 }
204
205 platform_set_drvdata(dev, mcp);
206
207 /*
208 * Initialise device. Note that we initially
209 * set the sampling rate to minimum.
210 */
211 writel_relaxed(-1, MCSR(m));
212 writel_relaxed(m->mccr1, MCCR1(m));
213 writel_relaxed(m->mccr0, MCCR0(m));
214
215 /*
216 * Calculate the read/write timeout (us) from the bit clock
217 * rate. This is the period for 3 64-bit frames. Always
218 * round this time up.
219 */
220 mcp->rw_timeout = (64 * 3 * 1000000 + mcp->sclk_rate - 1) /
221 mcp->sclk_rate;
222
223 ret = mcp_host_add(mcp, data->codec_pdata);
224 if (ret == 0)
225 return 0;
226
227 err_ioremap:
228 iounmap(m->base1);
229 iounmap(m->base0);
230 mcp_host_free(mcp);
231 err_alloc:
232 release_mem_region(mem1->start, resource_size(mem1));
233 err_mem1:
234 release_mem_region(mem0->start, resource_size(mem0));
235 err_mem0:
236 return ret;
237}
238
239static int mcp_sa11x0_remove(struct platform_device *dev)
240{
241 struct mcp *mcp = platform_get_drvdata(dev);
242 struct mcp_sa11x0 *m = priv(mcp);
243 struct resource *mem0, *mem1;
244
245 if (m->mccr0 & MCCR0_MCE)
246 dev_warn(&dev->dev,
247 "device left active (missing disable call?)\n");
248
249 mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
250 mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
251
252 mcp_host_del(mcp);
253 iounmap(m->base1);
254 iounmap(m->base0);
255 mcp_host_free(mcp);
256 release_mem_region(mem1->start, resource_size(mem1));
257 release_mem_region(mem0->start, resource_size(mem0));
258
259 return 0;
260}
261
262#ifdef CONFIG_PM_SLEEP
263static int mcp_sa11x0_suspend(struct device *dev)
264{
265 struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
266
267 if (m->mccr0 & MCCR0_MCE)
268 dev_warn(dev, "device left active (missing disable call?)\n");
269
270 writel(m->mccr0 & ~MCCR0_MCE, MCCR0(m));
271
272 return 0;
273}
274
275static int mcp_sa11x0_resume(struct device *dev)
276{
277 struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
278
279 writel_relaxed(m->mccr1, MCCR1(m));
280 writel_relaxed(m->mccr0, MCCR0(m));
281
282 return 0;
283}
284#endif
285
286static const struct dev_pm_ops mcp_sa11x0_pm_ops = {
287#ifdef CONFIG_PM_SLEEP
288 .suspend = mcp_sa11x0_suspend,
289 .freeze = mcp_sa11x0_suspend,
290 .poweroff = mcp_sa11x0_suspend,
291 .resume_noirq = mcp_sa11x0_resume,
292 .thaw_noirq = mcp_sa11x0_resume,
293 .restore_noirq = mcp_sa11x0_resume,
294#endif
295};
296
297static struct platform_driver mcp_sa11x0_driver = {
298 .probe = mcp_sa11x0_probe,
299 .remove = mcp_sa11x0_remove,
300 .driver = {
301 .name = DRIVER_NAME,
302 .pm = &mcp_sa11x0_pm_ops,
303 },
304};
305
306/*
307 * This needs re-working
308 */
309module_platform_driver(mcp_sa11x0_driver);
310
311MODULE_ALIAS("platform:" DRIVER_NAME);
312MODULE_AUTHOR("Russell King <rmk@arm.linux.org.uk>");
313MODULE_DESCRIPTION("SA11x0 multimedia communications port driver");
314MODULE_LICENSE("GPL");