Loading...
1/**************************************************************************
2 *
3 * Copyright © 2009 VMware, Inc., Palo Alto, CA., USA
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24 * USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
27
28#include "drmP.h"
29#include "vmwgfx_drv.h"
30#include "ttm/ttm_placement.h"
31#include "ttm/ttm_bo_driver.h"
32#include "ttm/ttm_object.h"
33#include "ttm/ttm_module.h"
34
35#define VMWGFX_DRIVER_NAME "vmwgfx"
36#define VMWGFX_DRIVER_DESC "Linux drm driver for VMware graphics devices"
37#define VMWGFX_CHIP_SVGAII 0
38#define VMW_FB_RESERVATION 0
39
40/**
41 * Fully encoded drm commands. Might move to vmw_drm.h
42 */
43
44#define DRM_IOCTL_VMW_GET_PARAM \
45 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_GET_PARAM, \
46 struct drm_vmw_getparam_arg)
47#define DRM_IOCTL_VMW_ALLOC_DMABUF \
48 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_ALLOC_DMABUF, \
49 union drm_vmw_alloc_dmabuf_arg)
50#define DRM_IOCTL_VMW_UNREF_DMABUF \
51 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_DMABUF, \
52 struct drm_vmw_unref_dmabuf_arg)
53#define DRM_IOCTL_VMW_CURSOR_BYPASS \
54 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CURSOR_BYPASS, \
55 struct drm_vmw_cursor_bypass_arg)
56
57#define DRM_IOCTL_VMW_CONTROL_STREAM \
58 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CONTROL_STREAM, \
59 struct drm_vmw_control_stream_arg)
60#define DRM_IOCTL_VMW_CLAIM_STREAM \
61 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CLAIM_STREAM, \
62 struct drm_vmw_stream_arg)
63#define DRM_IOCTL_VMW_UNREF_STREAM \
64 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_STREAM, \
65 struct drm_vmw_stream_arg)
66
67#define DRM_IOCTL_VMW_CREATE_CONTEXT \
68 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CREATE_CONTEXT, \
69 struct drm_vmw_context_arg)
70#define DRM_IOCTL_VMW_UNREF_CONTEXT \
71 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_CONTEXT, \
72 struct drm_vmw_context_arg)
73#define DRM_IOCTL_VMW_CREATE_SURFACE \
74 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_CREATE_SURFACE, \
75 union drm_vmw_surface_create_arg)
76#define DRM_IOCTL_VMW_UNREF_SURFACE \
77 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_SURFACE, \
78 struct drm_vmw_surface_arg)
79#define DRM_IOCTL_VMW_REF_SURFACE \
80 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_REF_SURFACE, \
81 union drm_vmw_surface_reference_arg)
82#define DRM_IOCTL_VMW_EXECBUF \
83 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_EXECBUF, \
84 struct drm_vmw_execbuf_arg)
85#define DRM_IOCTL_VMW_FIFO_DEBUG \
86 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FIFO_DEBUG, \
87 struct drm_vmw_fifo_debug_arg)
88#define DRM_IOCTL_VMW_FENCE_WAIT \
89 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FENCE_WAIT, \
90 struct drm_vmw_fence_wait_arg)
91#define DRM_IOCTL_VMW_UPDATE_LAYOUT \
92 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_UPDATE_LAYOUT, \
93 struct drm_vmw_update_layout_arg)
94
95
96/**
97 * The core DRM version of this macro doesn't account for
98 * DRM_COMMAND_BASE.
99 */
100
101#define VMW_IOCTL_DEF(ioctl, func, flags) \
102 [DRM_IOCTL_NR(DRM_IOCTL_##ioctl) - DRM_COMMAND_BASE] = {DRM_##ioctl, flags, func, DRM_IOCTL_##ioctl}
103
104/**
105 * Ioctl definitions.
106 */
107
108static struct drm_ioctl_desc vmw_ioctls[] = {
109 VMW_IOCTL_DEF(VMW_GET_PARAM, vmw_getparam_ioctl,
110 DRM_AUTH | DRM_UNLOCKED),
111 VMW_IOCTL_DEF(VMW_ALLOC_DMABUF, vmw_dmabuf_alloc_ioctl,
112 DRM_AUTH | DRM_UNLOCKED),
113 VMW_IOCTL_DEF(VMW_UNREF_DMABUF, vmw_dmabuf_unref_ioctl,
114 DRM_AUTH | DRM_UNLOCKED),
115 VMW_IOCTL_DEF(VMW_CURSOR_BYPASS,
116 vmw_kms_cursor_bypass_ioctl,
117 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
118
119 VMW_IOCTL_DEF(VMW_CONTROL_STREAM, vmw_overlay_ioctl,
120 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
121 VMW_IOCTL_DEF(VMW_CLAIM_STREAM, vmw_stream_claim_ioctl,
122 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
123 VMW_IOCTL_DEF(VMW_UNREF_STREAM, vmw_stream_unref_ioctl,
124 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
125
126 VMW_IOCTL_DEF(VMW_CREATE_CONTEXT, vmw_context_define_ioctl,
127 DRM_AUTH | DRM_UNLOCKED),
128 VMW_IOCTL_DEF(VMW_UNREF_CONTEXT, vmw_context_destroy_ioctl,
129 DRM_AUTH | DRM_UNLOCKED),
130 VMW_IOCTL_DEF(VMW_CREATE_SURFACE, vmw_surface_define_ioctl,
131 DRM_AUTH | DRM_UNLOCKED),
132 VMW_IOCTL_DEF(VMW_UNREF_SURFACE, vmw_surface_destroy_ioctl,
133 DRM_AUTH | DRM_UNLOCKED),
134 VMW_IOCTL_DEF(VMW_REF_SURFACE, vmw_surface_reference_ioctl,
135 DRM_AUTH | DRM_UNLOCKED),
136 VMW_IOCTL_DEF(VMW_EXECBUF, vmw_execbuf_ioctl,
137 DRM_AUTH | DRM_UNLOCKED),
138 VMW_IOCTL_DEF(VMW_FIFO_DEBUG, vmw_fifo_debug_ioctl,
139 DRM_AUTH | DRM_ROOT_ONLY | DRM_MASTER | DRM_UNLOCKED),
140 VMW_IOCTL_DEF(VMW_FENCE_WAIT, vmw_fence_wait_ioctl,
141 DRM_AUTH | DRM_UNLOCKED),
142 VMW_IOCTL_DEF(VMW_UPDATE_LAYOUT, vmw_kms_update_layout_ioctl,
143 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED)
144};
145
146static struct pci_device_id vmw_pci_id_list[] = {
147 {0x15ad, 0x0405, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VMWGFX_CHIP_SVGAII},
148 {0, 0, 0}
149};
150
151static int enable_fbdev;
152
153static int vmw_probe(struct pci_dev *, const struct pci_device_id *);
154static void vmw_master_init(struct vmw_master *);
155static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
156 void *ptr);
157
158MODULE_PARM_DESC(enable_fbdev, "Enable vmwgfx fbdev");
159module_param_named(enable_fbdev, enable_fbdev, int, 0600);
160
161static void vmw_print_capabilities(uint32_t capabilities)
162{
163 DRM_INFO("Capabilities:\n");
164 if (capabilities & SVGA_CAP_RECT_COPY)
165 DRM_INFO(" Rect copy.\n");
166 if (capabilities & SVGA_CAP_CURSOR)
167 DRM_INFO(" Cursor.\n");
168 if (capabilities & SVGA_CAP_CURSOR_BYPASS)
169 DRM_INFO(" Cursor bypass.\n");
170 if (capabilities & SVGA_CAP_CURSOR_BYPASS_2)
171 DRM_INFO(" Cursor bypass 2.\n");
172 if (capabilities & SVGA_CAP_8BIT_EMULATION)
173 DRM_INFO(" 8bit emulation.\n");
174 if (capabilities & SVGA_CAP_ALPHA_CURSOR)
175 DRM_INFO(" Alpha cursor.\n");
176 if (capabilities & SVGA_CAP_3D)
177 DRM_INFO(" 3D.\n");
178 if (capabilities & SVGA_CAP_EXTENDED_FIFO)
179 DRM_INFO(" Extended Fifo.\n");
180 if (capabilities & SVGA_CAP_MULTIMON)
181 DRM_INFO(" Multimon.\n");
182 if (capabilities & SVGA_CAP_PITCHLOCK)
183 DRM_INFO(" Pitchlock.\n");
184 if (capabilities & SVGA_CAP_IRQMASK)
185 DRM_INFO(" Irq mask.\n");
186 if (capabilities & SVGA_CAP_DISPLAY_TOPOLOGY)
187 DRM_INFO(" Display Topology.\n");
188 if (capabilities & SVGA_CAP_GMR)
189 DRM_INFO(" GMR.\n");
190 if (capabilities & SVGA_CAP_TRACES)
191 DRM_INFO(" Traces.\n");
192}
193
194static int vmw_request_device(struct vmw_private *dev_priv)
195{
196 int ret;
197
198 ret = vmw_fifo_init(dev_priv, &dev_priv->fifo);
199 if (unlikely(ret != 0)) {
200 DRM_ERROR("Unable to initialize FIFO.\n");
201 return ret;
202 }
203
204 return 0;
205}
206
207static void vmw_release_device(struct vmw_private *dev_priv)
208{
209 vmw_fifo_release(dev_priv, &dev_priv->fifo);
210}
211
212int vmw_3d_resource_inc(struct vmw_private *dev_priv)
213{
214 int ret = 0;
215
216 mutex_lock(&dev_priv->release_mutex);
217 if (unlikely(dev_priv->num_3d_resources++ == 0)) {
218 ret = vmw_request_device(dev_priv);
219 if (unlikely(ret != 0))
220 --dev_priv->num_3d_resources;
221 }
222 mutex_unlock(&dev_priv->release_mutex);
223 return ret;
224}
225
226
227void vmw_3d_resource_dec(struct vmw_private *dev_priv)
228{
229 int32_t n3d;
230
231 mutex_lock(&dev_priv->release_mutex);
232 if (unlikely(--dev_priv->num_3d_resources == 0))
233 vmw_release_device(dev_priv);
234 n3d = (int32_t) dev_priv->num_3d_resources;
235 mutex_unlock(&dev_priv->release_mutex);
236
237 BUG_ON(n3d < 0);
238}
239
240static int vmw_driver_load(struct drm_device *dev, unsigned long chipset)
241{
242 struct vmw_private *dev_priv;
243 int ret;
244 uint32_t svga_id;
245
246 dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
247 if (unlikely(dev_priv == NULL)) {
248 DRM_ERROR("Failed allocating a device private struct.\n");
249 return -ENOMEM;
250 }
251 memset(dev_priv, 0, sizeof(*dev_priv));
252
253 dev_priv->dev = dev;
254 dev_priv->vmw_chipset = chipset;
255 dev_priv->last_read_sequence = (uint32_t) -100;
256 mutex_init(&dev_priv->hw_mutex);
257 mutex_init(&dev_priv->cmdbuf_mutex);
258 mutex_init(&dev_priv->release_mutex);
259 rwlock_init(&dev_priv->resource_lock);
260 idr_init(&dev_priv->context_idr);
261 idr_init(&dev_priv->surface_idr);
262 idr_init(&dev_priv->stream_idr);
263 mutex_init(&dev_priv->init_mutex);
264 init_waitqueue_head(&dev_priv->fence_queue);
265 init_waitqueue_head(&dev_priv->fifo_queue);
266 atomic_set(&dev_priv->fence_queue_waiters, 0);
267 atomic_set(&dev_priv->fifo_queue_waiters, 0);
268
269 dev_priv->io_start = pci_resource_start(dev->pdev, 0);
270 dev_priv->vram_start = pci_resource_start(dev->pdev, 1);
271 dev_priv->mmio_start = pci_resource_start(dev->pdev, 2);
272
273 dev_priv->enable_fb = enable_fbdev;
274
275 mutex_lock(&dev_priv->hw_mutex);
276
277 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2);
278 svga_id = vmw_read(dev_priv, SVGA_REG_ID);
279 if (svga_id != SVGA_ID_2) {
280 ret = -ENOSYS;
281 DRM_ERROR("Unsuported SVGA ID 0x%x\n", svga_id);
282 mutex_unlock(&dev_priv->hw_mutex);
283 goto out_err0;
284 }
285
286 dev_priv->capabilities = vmw_read(dev_priv, SVGA_REG_CAPABILITIES);
287
288 if (dev_priv->capabilities & SVGA_CAP_GMR) {
289 dev_priv->max_gmr_descriptors =
290 vmw_read(dev_priv,
291 SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH);
292 dev_priv->max_gmr_ids =
293 vmw_read(dev_priv, SVGA_REG_GMR_MAX_IDS);
294 }
295
296 dev_priv->vram_size = vmw_read(dev_priv, SVGA_REG_VRAM_SIZE);
297 dev_priv->mmio_size = vmw_read(dev_priv, SVGA_REG_MEM_SIZE);
298 dev_priv->fb_max_width = vmw_read(dev_priv, SVGA_REG_MAX_WIDTH);
299 dev_priv->fb_max_height = vmw_read(dev_priv, SVGA_REG_MAX_HEIGHT);
300
301 mutex_unlock(&dev_priv->hw_mutex);
302
303 vmw_print_capabilities(dev_priv->capabilities);
304
305 if (dev_priv->capabilities & SVGA_CAP_GMR) {
306 DRM_INFO("Max GMR ids is %u\n",
307 (unsigned)dev_priv->max_gmr_ids);
308 DRM_INFO("Max GMR descriptors is %u\n",
309 (unsigned)dev_priv->max_gmr_descriptors);
310 }
311 DRM_INFO("VRAM at 0x%08x size is %u kiB\n",
312 dev_priv->vram_start, dev_priv->vram_size / 1024);
313 DRM_INFO("MMIO at 0x%08x size is %u kiB\n",
314 dev_priv->mmio_start, dev_priv->mmio_size / 1024);
315
316 ret = vmw_ttm_global_init(dev_priv);
317 if (unlikely(ret != 0))
318 goto out_err0;
319
320
321 vmw_master_init(&dev_priv->fbdev_master);
322 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
323 dev_priv->active_master = &dev_priv->fbdev_master;
324
325
326 ret = ttm_bo_device_init(&dev_priv->bdev,
327 dev_priv->bo_global_ref.ref.object,
328 &vmw_bo_driver, VMWGFX_FILE_PAGE_OFFSET,
329 false);
330 if (unlikely(ret != 0)) {
331 DRM_ERROR("Failed initializing TTM buffer object driver.\n");
332 goto out_err1;
333 }
334
335 ret = ttm_bo_init_mm(&dev_priv->bdev, TTM_PL_VRAM,
336 (dev_priv->vram_size >> PAGE_SHIFT));
337 if (unlikely(ret != 0)) {
338 DRM_ERROR("Failed initializing memory manager for VRAM.\n");
339 goto out_err2;
340 }
341
342 dev_priv->has_gmr = true;
343 if (ttm_bo_init_mm(&dev_priv->bdev, VMW_PL_GMR,
344 dev_priv->max_gmr_ids) != 0) {
345 DRM_INFO("No GMR memory available. "
346 "Graphics memory resources are very limited.\n");
347 dev_priv->has_gmr = false;
348 }
349
350 dev_priv->mmio_mtrr = drm_mtrr_add(dev_priv->mmio_start,
351 dev_priv->mmio_size, DRM_MTRR_WC);
352
353 dev_priv->mmio_virt = ioremap_wc(dev_priv->mmio_start,
354 dev_priv->mmio_size);
355
356 if (unlikely(dev_priv->mmio_virt == NULL)) {
357 ret = -ENOMEM;
358 DRM_ERROR("Failed mapping MMIO.\n");
359 goto out_err3;
360 }
361
362 /* Need mmio memory to check for fifo pitchlock cap. */
363 if (!(dev_priv->capabilities & SVGA_CAP_DISPLAY_TOPOLOGY) &&
364 !(dev_priv->capabilities & SVGA_CAP_PITCHLOCK) &&
365 !vmw_fifo_have_pitchlock(dev_priv)) {
366 ret = -ENOSYS;
367 DRM_ERROR("Hardware has no pitchlock\n");
368 goto out_err4;
369 }
370
371 dev_priv->tdev = ttm_object_device_init
372 (dev_priv->mem_global_ref.object, 12);
373
374 if (unlikely(dev_priv->tdev == NULL)) {
375 DRM_ERROR("Unable to initialize TTM object management.\n");
376 ret = -ENOMEM;
377 goto out_err4;
378 }
379
380 dev->dev_private = dev_priv;
381
382 ret = pci_request_regions(dev->pdev, "vmwgfx probe");
383 dev_priv->stealth = (ret != 0);
384 if (dev_priv->stealth) {
385 /**
386 * Request at least the mmio PCI resource.
387 */
388
389 DRM_INFO("It appears like vesafb is loaded. "
390 "Ignore above error if any.\n");
391 ret = pci_request_region(dev->pdev, 2, "vmwgfx stealth probe");
392 if (unlikely(ret != 0)) {
393 DRM_ERROR("Failed reserving the SVGA MMIO resource.\n");
394 goto out_no_device;
395 }
396 }
397 ret = vmw_kms_init(dev_priv);
398 if (unlikely(ret != 0))
399 goto out_no_kms;
400 vmw_overlay_init(dev_priv);
401 if (dev_priv->enable_fb) {
402 ret = vmw_3d_resource_inc(dev_priv);
403 if (unlikely(ret != 0))
404 goto out_no_fifo;
405 vmw_kms_save_vga(dev_priv);
406 vmw_fb_init(dev_priv);
407 DRM_INFO("%s", vmw_fifo_have_3d(dev_priv) ?
408 "Detected device 3D availability.\n" :
409 "Detected no device 3D availability.\n");
410 } else {
411 DRM_INFO("Delayed 3D detection since we're not "
412 "running the device in SVGA mode yet.\n");
413 }
414
415 if (dev_priv->capabilities & SVGA_CAP_IRQMASK) {
416 ret = drm_irq_install(dev);
417 if (unlikely(ret != 0)) {
418 DRM_ERROR("Failed installing irq: %d\n", ret);
419 goto out_no_irq;
420 }
421 }
422
423 dev_priv->pm_nb.notifier_call = vmwgfx_pm_notifier;
424 register_pm_notifier(&dev_priv->pm_nb);
425
426 return 0;
427
428out_no_irq:
429 if (dev_priv->enable_fb) {
430 vmw_fb_close(dev_priv);
431 vmw_kms_restore_vga(dev_priv);
432 vmw_3d_resource_dec(dev_priv);
433 }
434out_no_fifo:
435 vmw_overlay_close(dev_priv);
436 vmw_kms_close(dev_priv);
437out_no_kms:
438 if (dev_priv->stealth)
439 pci_release_region(dev->pdev, 2);
440 else
441 pci_release_regions(dev->pdev);
442out_no_device:
443 ttm_object_device_release(&dev_priv->tdev);
444out_err4:
445 iounmap(dev_priv->mmio_virt);
446out_err3:
447 drm_mtrr_del(dev_priv->mmio_mtrr, dev_priv->mmio_start,
448 dev_priv->mmio_size, DRM_MTRR_WC);
449 if (dev_priv->has_gmr)
450 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
451 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
452out_err2:
453 (void)ttm_bo_device_release(&dev_priv->bdev);
454out_err1:
455 vmw_ttm_global_release(dev_priv);
456out_err0:
457 idr_destroy(&dev_priv->surface_idr);
458 idr_destroy(&dev_priv->context_idr);
459 idr_destroy(&dev_priv->stream_idr);
460 kfree(dev_priv);
461 return ret;
462}
463
464static int vmw_driver_unload(struct drm_device *dev)
465{
466 struct vmw_private *dev_priv = vmw_priv(dev);
467
468 unregister_pm_notifier(&dev_priv->pm_nb);
469
470 if (dev_priv->capabilities & SVGA_CAP_IRQMASK)
471 drm_irq_uninstall(dev_priv->dev);
472 if (dev_priv->enable_fb) {
473 vmw_fb_close(dev_priv);
474 vmw_kms_restore_vga(dev_priv);
475 vmw_3d_resource_dec(dev_priv);
476 }
477 vmw_kms_close(dev_priv);
478 vmw_overlay_close(dev_priv);
479 if (dev_priv->stealth)
480 pci_release_region(dev->pdev, 2);
481 else
482 pci_release_regions(dev->pdev);
483
484 ttm_object_device_release(&dev_priv->tdev);
485 iounmap(dev_priv->mmio_virt);
486 drm_mtrr_del(dev_priv->mmio_mtrr, dev_priv->mmio_start,
487 dev_priv->mmio_size, DRM_MTRR_WC);
488 if (dev_priv->has_gmr)
489 (void)ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
490 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
491 (void)ttm_bo_device_release(&dev_priv->bdev);
492 vmw_ttm_global_release(dev_priv);
493 idr_destroy(&dev_priv->surface_idr);
494 idr_destroy(&dev_priv->context_idr);
495 idr_destroy(&dev_priv->stream_idr);
496
497 kfree(dev_priv);
498
499 return 0;
500}
501
502static void vmw_postclose(struct drm_device *dev,
503 struct drm_file *file_priv)
504{
505 struct vmw_fpriv *vmw_fp;
506
507 vmw_fp = vmw_fpriv(file_priv);
508 ttm_object_file_release(&vmw_fp->tfile);
509 if (vmw_fp->locked_master)
510 drm_master_put(&vmw_fp->locked_master);
511 kfree(vmw_fp);
512}
513
514static int vmw_driver_open(struct drm_device *dev, struct drm_file *file_priv)
515{
516 struct vmw_private *dev_priv = vmw_priv(dev);
517 struct vmw_fpriv *vmw_fp;
518 int ret = -ENOMEM;
519
520 vmw_fp = kzalloc(sizeof(*vmw_fp), GFP_KERNEL);
521 if (unlikely(vmw_fp == NULL))
522 return ret;
523
524 vmw_fp->tfile = ttm_object_file_init(dev_priv->tdev, 10);
525 if (unlikely(vmw_fp->tfile == NULL))
526 goto out_no_tfile;
527
528 file_priv->driver_priv = vmw_fp;
529
530 if (unlikely(dev_priv->bdev.dev_mapping == NULL))
531 dev_priv->bdev.dev_mapping =
532 file_priv->filp->f_path.dentry->d_inode->i_mapping;
533
534 return 0;
535
536out_no_tfile:
537 kfree(vmw_fp);
538 return ret;
539}
540
541static long vmw_unlocked_ioctl(struct file *filp, unsigned int cmd,
542 unsigned long arg)
543{
544 struct drm_file *file_priv = filp->private_data;
545 struct drm_device *dev = file_priv->minor->dev;
546 unsigned int nr = DRM_IOCTL_NR(cmd);
547
548 /*
549 * Do extra checking on driver private ioctls.
550 */
551
552 if ((nr >= DRM_COMMAND_BASE) && (nr < DRM_COMMAND_END)
553 && (nr < DRM_COMMAND_BASE + dev->driver->num_ioctls)) {
554 struct drm_ioctl_desc *ioctl =
555 &vmw_ioctls[nr - DRM_COMMAND_BASE];
556
557 if (unlikely(ioctl->cmd_drv != cmd)) {
558 DRM_ERROR("Invalid command format, ioctl %d\n",
559 nr - DRM_COMMAND_BASE);
560 return -EINVAL;
561 }
562 }
563
564 return drm_ioctl(filp, cmd, arg);
565}
566
567static int vmw_firstopen(struct drm_device *dev)
568{
569 struct vmw_private *dev_priv = vmw_priv(dev);
570 dev_priv->is_opened = true;
571
572 return 0;
573}
574
575static void vmw_lastclose(struct drm_device *dev)
576{
577 struct vmw_private *dev_priv = vmw_priv(dev);
578 struct drm_crtc *crtc;
579 struct drm_mode_set set;
580 int ret;
581
582 /**
583 * Do nothing on the lastclose call from drm_unload.
584 */
585
586 if (!dev_priv->is_opened)
587 return;
588
589 dev_priv->is_opened = false;
590 set.x = 0;
591 set.y = 0;
592 set.fb = NULL;
593 set.mode = NULL;
594 set.connectors = NULL;
595 set.num_connectors = 0;
596
597 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
598 set.crtc = crtc;
599 ret = crtc->funcs->set_config(&set);
600 WARN_ON(ret != 0);
601 }
602
603}
604
605static void vmw_master_init(struct vmw_master *vmaster)
606{
607 ttm_lock_init(&vmaster->lock);
608 INIT_LIST_HEAD(&vmaster->fb_surf);
609 mutex_init(&vmaster->fb_surf_mutex);
610}
611
612static int vmw_master_create(struct drm_device *dev,
613 struct drm_master *master)
614{
615 struct vmw_master *vmaster;
616
617 vmaster = kzalloc(sizeof(*vmaster), GFP_KERNEL);
618 if (unlikely(vmaster == NULL))
619 return -ENOMEM;
620
621 vmw_master_init(vmaster);
622 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
623 master->driver_priv = vmaster;
624
625 return 0;
626}
627
628static void vmw_master_destroy(struct drm_device *dev,
629 struct drm_master *master)
630{
631 struct vmw_master *vmaster = vmw_master(master);
632
633 master->driver_priv = NULL;
634 kfree(vmaster);
635}
636
637
638static int vmw_master_set(struct drm_device *dev,
639 struct drm_file *file_priv,
640 bool from_open)
641{
642 struct vmw_private *dev_priv = vmw_priv(dev);
643 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
644 struct vmw_master *active = dev_priv->active_master;
645 struct vmw_master *vmaster = vmw_master(file_priv->master);
646 int ret = 0;
647
648 if (!dev_priv->enable_fb) {
649 ret = vmw_3d_resource_inc(dev_priv);
650 if (unlikely(ret != 0))
651 return ret;
652 vmw_kms_save_vga(dev_priv);
653 mutex_lock(&dev_priv->hw_mutex);
654 vmw_write(dev_priv, SVGA_REG_TRACES, 0);
655 mutex_unlock(&dev_priv->hw_mutex);
656 }
657
658 if (active) {
659 BUG_ON(active != &dev_priv->fbdev_master);
660 ret = ttm_vt_lock(&active->lock, false, vmw_fp->tfile);
661 if (unlikely(ret != 0))
662 goto out_no_active_lock;
663
664 ttm_lock_set_kill(&active->lock, true, SIGTERM);
665 ret = ttm_bo_evict_mm(&dev_priv->bdev, TTM_PL_VRAM);
666 if (unlikely(ret != 0)) {
667 DRM_ERROR("Unable to clean VRAM on "
668 "master drop.\n");
669 }
670
671 dev_priv->active_master = NULL;
672 }
673
674 ttm_lock_set_kill(&vmaster->lock, false, SIGTERM);
675 if (!from_open) {
676 ttm_vt_unlock(&vmaster->lock);
677 BUG_ON(vmw_fp->locked_master != file_priv->master);
678 drm_master_put(&vmw_fp->locked_master);
679 }
680
681 dev_priv->active_master = vmaster;
682
683 return 0;
684
685out_no_active_lock:
686 if (!dev_priv->enable_fb) {
687 mutex_lock(&dev_priv->hw_mutex);
688 vmw_write(dev_priv, SVGA_REG_TRACES, 1);
689 mutex_unlock(&dev_priv->hw_mutex);
690 vmw_kms_restore_vga(dev_priv);
691 vmw_3d_resource_dec(dev_priv);
692 }
693 return ret;
694}
695
696static void vmw_master_drop(struct drm_device *dev,
697 struct drm_file *file_priv,
698 bool from_release)
699{
700 struct vmw_private *dev_priv = vmw_priv(dev);
701 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
702 struct vmw_master *vmaster = vmw_master(file_priv->master);
703 int ret;
704
705 /**
706 * Make sure the master doesn't disappear while we have
707 * it locked.
708 */
709
710 vmw_fp->locked_master = drm_master_get(file_priv->master);
711 ret = ttm_vt_lock(&vmaster->lock, false, vmw_fp->tfile);
712 vmw_kms_idle_workqueues(vmaster);
713
714 if (unlikely((ret != 0))) {
715 DRM_ERROR("Unable to lock TTM at VT switch.\n");
716 drm_master_put(&vmw_fp->locked_master);
717 }
718
719 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
720
721 if (!dev_priv->enable_fb) {
722 ret = ttm_bo_evict_mm(&dev_priv->bdev, TTM_PL_VRAM);
723 if (unlikely(ret != 0))
724 DRM_ERROR("Unable to clean VRAM on master drop.\n");
725 mutex_lock(&dev_priv->hw_mutex);
726 vmw_write(dev_priv, SVGA_REG_TRACES, 1);
727 mutex_unlock(&dev_priv->hw_mutex);
728 vmw_kms_restore_vga(dev_priv);
729 vmw_3d_resource_dec(dev_priv);
730 }
731
732 dev_priv->active_master = &dev_priv->fbdev_master;
733 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
734 ttm_vt_unlock(&dev_priv->fbdev_master.lock);
735
736 if (dev_priv->enable_fb)
737 vmw_fb_on(dev_priv);
738}
739
740
741static void vmw_remove(struct pci_dev *pdev)
742{
743 struct drm_device *dev = pci_get_drvdata(pdev);
744
745 drm_put_dev(dev);
746}
747
748static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
749 void *ptr)
750{
751 struct vmw_private *dev_priv =
752 container_of(nb, struct vmw_private, pm_nb);
753 struct vmw_master *vmaster = dev_priv->active_master;
754
755 switch (val) {
756 case PM_HIBERNATION_PREPARE:
757 case PM_SUSPEND_PREPARE:
758 ttm_suspend_lock(&vmaster->lock);
759
760 /**
761 * This empties VRAM and unbinds all GMR bindings.
762 * Buffer contents is moved to swappable memory.
763 */
764 ttm_bo_swapout_all(&dev_priv->bdev);
765
766 break;
767 case PM_POST_HIBERNATION:
768 case PM_POST_SUSPEND:
769 case PM_POST_RESTORE:
770 ttm_suspend_unlock(&vmaster->lock);
771
772 break;
773 case PM_RESTORE_PREPARE:
774 break;
775 default:
776 break;
777 }
778 return 0;
779}
780
781/**
782 * These might not be needed with the virtual SVGA device.
783 */
784
785static int vmw_pci_suspend(struct pci_dev *pdev, pm_message_t state)
786{
787 struct drm_device *dev = pci_get_drvdata(pdev);
788 struct vmw_private *dev_priv = vmw_priv(dev);
789
790 if (dev_priv->num_3d_resources != 0) {
791 DRM_INFO("Can't suspend or hibernate "
792 "while 3D resources are active.\n");
793 return -EBUSY;
794 }
795
796 pci_save_state(pdev);
797 pci_disable_device(pdev);
798 pci_set_power_state(pdev, PCI_D3hot);
799 return 0;
800}
801
802static int vmw_pci_resume(struct pci_dev *pdev)
803{
804 pci_set_power_state(pdev, PCI_D0);
805 pci_restore_state(pdev);
806 return pci_enable_device(pdev);
807}
808
809static int vmw_pm_suspend(struct device *kdev)
810{
811 struct pci_dev *pdev = to_pci_dev(kdev);
812 struct pm_message dummy;
813
814 dummy.event = 0;
815
816 return vmw_pci_suspend(pdev, dummy);
817}
818
819static int vmw_pm_resume(struct device *kdev)
820{
821 struct pci_dev *pdev = to_pci_dev(kdev);
822
823 return vmw_pci_resume(pdev);
824}
825
826static int vmw_pm_prepare(struct device *kdev)
827{
828 struct pci_dev *pdev = to_pci_dev(kdev);
829 struct drm_device *dev = pci_get_drvdata(pdev);
830 struct vmw_private *dev_priv = vmw_priv(dev);
831
832 /**
833 * Release 3d reference held by fbdev and potentially
834 * stop fifo.
835 */
836 dev_priv->suspended = true;
837 if (dev_priv->enable_fb)
838 vmw_3d_resource_dec(dev_priv);
839
840 if (dev_priv->num_3d_resources != 0) {
841
842 DRM_INFO("Can't suspend or hibernate "
843 "while 3D resources are active.\n");
844
845 if (dev_priv->enable_fb)
846 vmw_3d_resource_inc(dev_priv);
847 dev_priv->suspended = false;
848 return -EBUSY;
849 }
850
851 return 0;
852}
853
854static void vmw_pm_complete(struct device *kdev)
855{
856 struct pci_dev *pdev = to_pci_dev(kdev);
857 struct drm_device *dev = pci_get_drvdata(pdev);
858 struct vmw_private *dev_priv = vmw_priv(dev);
859
860 /**
861 * Reclaim 3d reference held by fbdev and potentially
862 * start fifo.
863 */
864 if (dev_priv->enable_fb)
865 vmw_3d_resource_inc(dev_priv);
866
867 dev_priv->suspended = false;
868}
869
870static const struct dev_pm_ops vmw_pm_ops = {
871 .prepare = vmw_pm_prepare,
872 .complete = vmw_pm_complete,
873 .suspend = vmw_pm_suspend,
874 .resume = vmw_pm_resume,
875};
876
877static struct drm_driver driver = {
878 .driver_features = DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED |
879 DRIVER_MODESET,
880 .load = vmw_driver_load,
881 .unload = vmw_driver_unload,
882 .firstopen = vmw_firstopen,
883 .lastclose = vmw_lastclose,
884 .irq_preinstall = vmw_irq_preinstall,
885 .irq_postinstall = vmw_irq_postinstall,
886 .irq_uninstall = vmw_irq_uninstall,
887 .irq_handler = vmw_irq_handler,
888 .get_vblank_counter = vmw_get_vblank_counter,
889 .reclaim_buffers_locked = NULL,
890 .ioctls = vmw_ioctls,
891 .num_ioctls = DRM_ARRAY_SIZE(vmw_ioctls),
892 .dma_quiescent = NULL, /*vmw_dma_quiescent, */
893 .master_create = vmw_master_create,
894 .master_destroy = vmw_master_destroy,
895 .master_set = vmw_master_set,
896 .master_drop = vmw_master_drop,
897 .open = vmw_driver_open,
898 .postclose = vmw_postclose,
899 .fops = {
900 .owner = THIS_MODULE,
901 .open = drm_open,
902 .release = drm_release,
903 .unlocked_ioctl = vmw_unlocked_ioctl,
904 .mmap = vmw_mmap,
905 .poll = drm_poll,
906 .fasync = drm_fasync,
907#if defined(CONFIG_COMPAT)
908 .compat_ioctl = drm_compat_ioctl,
909#endif
910 .llseek = noop_llseek,
911 },
912 .name = VMWGFX_DRIVER_NAME,
913 .desc = VMWGFX_DRIVER_DESC,
914 .date = VMWGFX_DRIVER_DATE,
915 .major = VMWGFX_DRIVER_MAJOR,
916 .minor = VMWGFX_DRIVER_MINOR,
917 .patchlevel = VMWGFX_DRIVER_PATCHLEVEL
918};
919
920static struct pci_driver vmw_pci_driver = {
921 .name = VMWGFX_DRIVER_NAME,
922 .id_table = vmw_pci_id_list,
923 .probe = vmw_probe,
924 .remove = vmw_remove,
925 .driver = {
926 .pm = &vmw_pm_ops
927 }
928};
929
930static int vmw_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
931{
932 return drm_get_pci_dev(pdev, ent, &driver);
933}
934
935static int __init vmwgfx_init(void)
936{
937 int ret;
938 ret = drm_pci_init(&driver, &vmw_pci_driver);
939 if (ret)
940 DRM_ERROR("Failed initializing DRM.\n");
941 return ret;
942}
943
944static void __exit vmwgfx_exit(void)
945{
946 drm_pci_exit(&driver, &vmw_pci_driver);
947}
948
949module_init(vmwgfx_init);
950module_exit(vmwgfx_exit);
951
952MODULE_AUTHOR("VMware Inc. and others");
953MODULE_DESCRIPTION("Standalone drm driver for the VMware SVGA device");
954MODULE_LICENSE("GPL and additional rights");
955MODULE_VERSION(__stringify(VMWGFX_DRIVER_MAJOR) "."
956 __stringify(VMWGFX_DRIVER_MINOR) "."
957 __stringify(VMWGFX_DRIVER_PATCHLEVEL) "."
958 "0");
1/**************************************************************************
2 *
3 * Copyright © 2009-2016 VMware, Inc., Palo Alto, CA., USA
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24 * USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
27#include <linux/module.h>
28#include <linux/console.h>
29
30#include <drm/drmP.h>
31#include "vmwgfx_drv.h"
32#include "vmwgfx_binding.h"
33#include <drm/ttm/ttm_placement.h>
34#include <drm/ttm/ttm_bo_driver.h>
35#include <drm/ttm/ttm_object.h>
36#include <drm/ttm/ttm_module.h>
37#include <linux/dma_remapping.h>
38
39#define VMWGFX_DRIVER_NAME "vmwgfx"
40#define VMWGFX_DRIVER_DESC "Linux drm driver for VMware graphics devices"
41#define VMWGFX_CHIP_SVGAII 0
42#define VMW_FB_RESERVATION 0
43
44#define VMW_MIN_INITIAL_WIDTH 800
45#define VMW_MIN_INITIAL_HEIGHT 600
46
47#ifndef VMWGFX_GIT_VERSION
48#define VMWGFX_GIT_VERSION "Unknown"
49#endif
50
51#define VMWGFX_REPO "In Tree"
52
53
54/**
55 * Fully encoded drm commands. Might move to vmw_drm.h
56 */
57
58#define DRM_IOCTL_VMW_GET_PARAM \
59 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_GET_PARAM, \
60 struct drm_vmw_getparam_arg)
61#define DRM_IOCTL_VMW_ALLOC_DMABUF \
62 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_ALLOC_DMABUF, \
63 union drm_vmw_alloc_dmabuf_arg)
64#define DRM_IOCTL_VMW_UNREF_DMABUF \
65 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_DMABUF, \
66 struct drm_vmw_unref_dmabuf_arg)
67#define DRM_IOCTL_VMW_CURSOR_BYPASS \
68 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CURSOR_BYPASS, \
69 struct drm_vmw_cursor_bypass_arg)
70
71#define DRM_IOCTL_VMW_CONTROL_STREAM \
72 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CONTROL_STREAM, \
73 struct drm_vmw_control_stream_arg)
74#define DRM_IOCTL_VMW_CLAIM_STREAM \
75 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CLAIM_STREAM, \
76 struct drm_vmw_stream_arg)
77#define DRM_IOCTL_VMW_UNREF_STREAM \
78 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_STREAM, \
79 struct drm_vmw_stream_arg)
80
81#define DRM_IOCTL_VMW_CREATE_CONTEXT \
82 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CREATE_CONTEXT, \
83 struct drm_vmw_context_arg)
84#define DRM_IOCTL_VMW_UNREF_CONTEXT \
85 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_CONTEXT, \
86 struct drm_vmw_context_arg)
87#define DRM_IOCTL_VMW_CREATE_SURFACE \
88 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_CREATE_SURFACE, \
89 union drm_vmw_surface_create_arg)
90#define DRM_IOCTL_VMW_UNREF_SURFACE \
91 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_SURFACE, \
92 struct drm_vmw_surface_arg)
93#define DRM_IOCTL_VMW_REF_SURFACE \
94 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_REF_SURFACE, \
95 union drm_vmw_surface_reference_arg)
96#define DRM_IOCTL_VMW_EXECBUF \
97 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_EXECBUF, \
98 struct drm_vmw_execbuf_arg)
99#define DRM_IOCTL_VMW_GET_3D_CAP \
100 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_GET_3D_CAP, \
101 struct drm_vmw_get_3d_cap_arg)
102#define DRM_IOCTL_VMW_FENCE_WAIT \
103 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FENCE_WAIT, \
104 struct drm_vmw_fence_wait_arg)
105#define DRM_IOCTL_VMW_FENCE_SIGNALED \
106 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FENCE_SIGNALED, \
107 struct drm_vmw_fence_signaled_arg)
108#define DRM_IOCTL_VMW_FENCE_UNREF \
109 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_FENCE_UNREF, \
110 struct drm_vmw_fence_arg)
111#define DRM_IOCTL_VMW_FENCE_EVENT \
112 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_FENCE_EVENT, \
113 struct drm_vmw_fence_event_arg)
114#define DRM_IOCTL_VMW_PRESENT \
115 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_PRESENT, \
116 struct drm_vmw_present_arg)
117#define DRM_IOCTL_VMW_PRESENT_READBACK \
118 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_PRESENT_READBACK, \
119 struct drm_vmw_present_readback_arg)
120#define DRM_IOCTL_VMW_UPDATE_LAYOUT \
121 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UPDATE_LAYOUT, \
122 struct drm_vmw_update_layout_arg)
123#define DRM_IOCTL_VMW_CREATE_SHADER \
124 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_CREATE_SHADER, \
125 struct drm_vmw_shader_create_arg)
126#define DRM_IOCTL_VMW_UNREF_SHADER \
127 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_SHADER, \
128 struct drm_vmw_shader_arg)
129#define DRM_IOCTL_VMW_GB_SURFACE_CREATE \
130 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_GB_SURFACE_CREATE, \
131 union drm_vmw_gb_surface_create_arg)
132#define DRM_IOCTL_VMW_GB_SURFACE_REF \
133 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_GB_SURFACE_REF, \
134 union drm_vmw_gb_surface_reference_arg)
135#define DRM_IOCTL_VMW_SYNCCPU \
136 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_SYNCCPU, \
137 struct drm_vmw_synccpu_arg)
138#define DRM_IOCTL_VMW_CREATE_EXTENDED_CONTEXT \
139 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_CREATE_EXTENDED_CONTEXT, \
140 struct drm_vmw_context_arg)
141
142/**
143 * The core DRM version of this macro doesn't account for
144 * DRM_COMMAND_BASE.
145 */
146
147#define VMW_IOCTL_DEF(ioctl, func, flags) \
148 [DRM_IOCTL_NR(DRM_IOCTL_##ioctl) - DRM_COMMAND_BASE] = {DRM_IOCTL_##ioctl, flags, func}
149
150/**
151 * Ioctl definitions.
152 */
153
154static const struct drm_ioctl_desc vmw_ioctls[] = {
155 VMW_IOCTL_DEF(VMW_GET_PARAM, vmw_getparam_ioctl,
156 DRM_AUTH | DRM_RENDER_ALLOW),
157 VMW_IOCTL_DEF(VMW_ALLOC_DMABUF, vmw_dmabuf_alloc_ioctl,
158 DRM_AUTH | DRM_RENDER_ALLOW),
159 VMW_IOCTL_DEF(VMW_UNREF_DMABUF, vmw_dmabuf_unref_ioctl,
160 DRM_RENDER_ALLOW),
161 VMW_IOCTL_DEF(VMW_CURSOR_BYPASS,
162 vmw_kms_cursor_bypass_ioctl,
163 DRM_MASTER | DRM_CONTROL_ALLOW),
164
165 VMW_IOCTL_DEF(VMW_CONTROL_STREAM, vmw_overlay_ioctl,
166 DRM_MASTER | DRM_CONTROL_ALLOW),
167 VMW_IOCTL_DEF(VMW_CLAIM_STREAM, vmw_stream_claim_ioctl,
168 DRM_MASTER | DRM_CONTROL_ALLOW),
169 VMW_IOCTL_DEF(VMW_UNREF_STREAM, vmw_stream_unref_ioctl,
170 DRM_MASTER | DRM_CONTROL_ALLOW),
171
172 VMW_IOCTL_DEF(VMW_CREATE_CONTEXT, vmw_context_define_ioctl,
173 DRM_AUTH | DRM_RENDER_ALLOW),
174 VMW_IOCTL_DEF(VMW_UNREF_CONTEXT, vmw_context_destroy_ioctl,
175 DRM_RENDER_ALLOW),
176 VMW_IOCTL_DEF(VMW_CREATE_SURFACE, vmw_surface_define_ioctl,
177 DRM_AUTH | DRM_RENDER_ALLOW),
178 VMW_IOCTL_DEF(VMW_UNREF_SURFACE, vmw_surface_destroy_ioctl,
179 DRM_RENDER_ALLOW),
180 VMW_IOCTL_DEF(VMW_REF_SURFACE, vmw_surface_reference_ioctl,
181 DRM_AUTH | DRM_RENDER_ALLOW),
182 VMW_IOCTL_DEF(VMW_EXECBUF, NULL, DRM_AUTH |
183 DRM_RENDER_ALLOW),
184 VMW_IOCTL_DEF(VMW_FENCE_WAIT, vmw_fence_obj_wait_ioctl,
185 DRM_RENDER_ALLOW),
186 VMW_IOCTL_DEF(VMW_FENCE_SIGNALED,
187 vmw_fence_obj_signaled_ioctl,
188 DRM_RENDER_ALLOW),
189 VMW_IOCTL_DEF(VMW_FENCE_UNREF, vmw_fence_obj_unref_ioctl,
190 DRM_RENDER_ALLOW),
191 VMW_IOCTL_DEF(VMW_FENCE_EVENT, vmw_fence_event_ioctl,
192 DRM_AUTH | DRM_RENDER_ALLOW),
193 VMW_IOCTL_DEF(VMW_GET_3D_CAP, vmw_get_cap_3d_ioctl,
194 DRM_AUTH | DRM_RENDER_ALLOW),
195
196 /* these allow direct access to the framebuffers mark as master only */
197 VMW_IOCTL_DEF(VMW_PRESENT, vmw_present_ioctl,
198 DRM_MASTER | DRM_AUTH),
199 VMW_IOCTL_DEF(VMW_PRESENT_READBACK,
200 vmw_present_readback_ioctl,
201 DRM_MASTER | DRM_AUTH),
202 /*
203 * The permissions of the below ioctl are overridden in
204 * vmw_generic_ioctl(). We require either
205 * DRM_MASTER or capable(CAP_SYS_ADMIN).
206 */
207 VMW_IOCTL_DEF(VMW_UPDATE_LAYOUT,
208 vmw_kms_update_layout_ioctl,
209 DRM_RENDER_ALLOW),
210 VMW_IOCTL_DEF(VMW_CREATE_SHADER,
211 vmw_shader_define_ioctl,
212 DRM_AUTH | DRM_RENDER_ALLOW),
213 VMW_IOCTL_DEF(VMW_UNREF_SHADER,
214 vmw_shader_destroy_ioctl,
215 DRM_RENDER_ALLOW),
216 VMW_IOCTL_DEF(VMW_GB_SURFACE_CREATE,
217 vmw_gb_surface_define_ioctl,
218 DRM_AUTH | DRM_RENDER_ALLOW),
219 VMW_IOCTL_DEF(VMW_GB_SURFACE_REF,
220 vmw_gb_surface_reference_ioctl,
221 DRM_AUTH | DRM_RENDER_ALLOW),
222 VMW_IOCTL_DEF(VMW_SYNCCPU,
223 vmw_user_dmabuf_synccpu_ioctl,
224 DRM_RENDER_ALLOW),
225 VMW_IOCTL_DEF(VMW_CREATE_EXTENDED_CONTEXT,
226 vmw_extended_context_define_ioctl,
227 DRM_AUTH | DRM_RENDER_ALLOW),
228};
229
230static struct pci_device_id vmw_pci_id_list[] = {
231 {0x15ad, 0x0405, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VMWGFX_CHIP_SVGAII},
232 {0, 0, 0}
233};
234MODULE_DEVICE_TABLE(pci, vmw_pci_id_list);
235
236static int enable_fbdev = IS_ENABLED(CONFIG_DRM_VMWGFX_FBCON);
237static int vmw_force_iommu;
238static int vmw_restrict_iommu;
239static int vmw_force_coherent;
240static int vmw_restrict_dma_mask;
241static int vmw_assume_16bpp;
242
243static int vmw_probe(struct pci_dev *, const struct pci_device_id *);
244static void vmw_master_init(struct vmw_master *);
245static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
246 void *ptr);
247
248MODULE_PARM_DESC(enable_fbdev, "Enable vmwgfx fbdev");
249module_param_named(enable_fbdev, enable_fbdev, int, S_IRUSR | S_IWUSR);
250MODULE_PARM_DESC(force_dma_api, "Force using the DMA API for TTM pages");
251module_param_named(force_dma_api, vmw_force_iommu, int, S_IRUSR | S_IWUSR);
252MODULE_PARM_DESC(restrict_iommu, "Try to limit IOMMU usage for TTM pages");
253module_param_named(restrict_iommu, vmw_restrict_iommu, int, S_IRUSR | S_IWUSR);
254MODULE_PARM_DESC(force_coherent, "Force coherent TTM pages");
255module_param_named(force_coherent, vmw_force_coherent, int, S_IRUSR | S_IWUSR);
256MODULE_PARM_DESC(restrict_dma_mask, "Restrict DMA mask to 44 bits with IOMMU");
257module_param_named(restrict_dma_mask, vmw_restrict_dma_mask, int, S_IRUSR | S_IWUSR);
258MODULE_PARM_DESC(assume_16bpp, "Assume 16-bpp when filtering modes");
259module_param_named(assume_16bpp, vmw_assume_16bpp, int, 0600);
260
261
262static void vmw_print_capabilities(uint32_t capabilities)
263{
264 DRM_INFO("Capabilities:\n");
265 if (capabilities & SVGA_CAP_RECT_COPY)
266 DRM_INFO(" Rect copy.\n");
267 if (capabilities & SVGA_CAP_CURSOR)
268 DRM_INFO(" Cursor.\n");
269 if (capabilities & SVGA_CAP_CURSOR_BYPASS)
270 DRM_INFO(" Cursor bypass.\n");
271 if (capabilities & SVGA_CAP_CURSOR_BYPASS_2)
272 DRM_INFO(" Cursor bypass 2.\n");
273 if (capabilities & SVGA_CAP_8BIT_EMULATION)
274 DRM_INFO(" 8bit emulation.\n");
275 if (capabilities & SVGA_CAP_ALPHA_CURSOR)
276 DRM_INFO(" Alpha cursor.\n");
277 if (capabilities & SVGA_CAP_3D)
278 DRM_INFO(" 3D.\n");
279 if (capabilities & SVGA_CAP_EXTENDED_FIFO)
280 DRM_INFO(" Extended Fifo.\n");
281 if (capabilities & SVGA_CAP_MULTIMON)
282 DRM_INFO(" Multimon.\n");
283 if (capabilities & SVGA_CAP_PITCHLOCK)
284 DRM_INFO(" Pitchlock.\n");
285 if (capabilities & SVGA_CAP_IRQMASK)
286 DRM_INFO(" Irq mask.\n");
287 if (capabilities & SVGA_CAP_DISPLAY_TOPOLOGY)
288 DRM_INFO(" Display Topology.\n");
289 if (capabilities & SVGA_CAP_GMR)
290 DRM_INFO(" GMR.\n");
291 if (capabilities & SVGA_CAP_TRACES)
292 DRM_INFO(" Traces.\n");
293 if (capabilities & SVGA_CAP_GMR2)
294 DRM_INFO(" GMR2.\n");
295 if (capabilities & SVGA_CAP_SCREEN_OBJECT_2)
296 DRM_INFO(" Screen Object 2.\n");
297 if (capabilities & SVGA_CAP_COMMAND_BUFFERS)
298 DRM_INFO(" Command Buffers.\n");
299 if (capabilities & SVGA_CAP_CMD_BUFFERS_2)
300 DRM_INFO(" Command Buffers 2.\n");
301 if (capabilities & SVGA_CAP_GBOBJECTS)
302 DRM_INFO(" Guest Backed Resources.\n");
303 if (capabilities & SVGA_CAP_DX)
304 DRM_INFO(" DX Features.\n");
305}
306
307/**
308 * vmw_dummy_query_bo_create - create a bo to hold a dummy query result
309 *
310 * @dev_priv: A device private structure.
311 *
312 * This function creates a small buffer object that holds the query
313 * result for dummy queries emitted as query barriers.
314 * The function will then map the first page and initialize a pending
315 * occlusion query result structure, Finally it will unmap the buffer.
316 * No interruptible waits are done within this function.
317 *
318 * Returns an error if bo creation or initialization fails.
319 */
320static int vmw_dummy_query_bo_create(struct vmw_private *dev_priv)
321{
322 int ret;
323 struct vmw_dma_buffer *vbo;
324 struct ttm_bo_kmap_obj map;
325 volatile SVGA3dQueryResult *result;
326 bool dummy;
327
328 /*
329 * Create the vbo as pinned, so that a tryreserve will
330 * immediately succeed. This is because we're the only
331 * user of the bo currently.
332 */
333 vbo = kzalloc(sizeof(*vbo), GFP_KERNEL);
334 if (!vbo)
335 return -ENOMEM;
336
337 ret = vmw_dmabuf_init(dev_priv, vbo, PAGE_SIZE,
338 &vmw_sys_ne_placement, false,
339 &vmw_dmabuf_bo_free);
340 if (unlikely(ret != 0))
341 return ret;
342
343 ret = ttm_bo_reserve(&vbo->base, false, true, NULL);
344 BUG_ON(ret != 0);
345 vmw_bo_pin_reserved(vbo, true);
346
347 ret = ttm_bo_kmap(&vbo->base, 0, 1, &map);
348 if (likely(ret == 0)) {
349 result = ttm_kmap_obj_virtual(&map, &dummy);
350 result->totalSize = sizeof(*result);
351 result->state = SVGA3D_QUERYSTATE_PENDING;
352 result->result32 = 0xff;
353 ttm_bo_kunmap(&map);
354 }
355 vmw_bo_pin_reserved(vbo, false);
356 ttm_bo_unreserve(&vbo->base);
357
358 if (unlikely(ret != 0)) {
359 DRM_ERROR("Dummy query buffer map failed.\n");
360 vmw_dmabuf_unreference(&vbo);
361 } else
362 dev_priv->dummy_query_bo = vbo;
363
364 return ret;
365}
366
367/**
368 * vmw_request_device_late - Perform late device setup
369 *
370 * @dev_priv: Pointer to device private.
371 *
372 * This function performs setup of otables and enables large command
373 * buffer submission. These tasks are split out to a separate function
374 * because it reverts vmw_release_device_early and is intended to be used
375 * by an error path in the hibernation code.
376 */
377static int vmw_request_device_late(struct vmw_private *dev_priv)
378{
379 int ret;
380
381 if (dev_priv->has_mob) {
382 ret = vmw_otables_setup(dev_priv);
383 if (unlikely(ret != 0)) {
384 DRM_ERROR("Unable to initialize "
385 "guest Memory OBjects.\n");
386 return ret;
387 }
388 }
389
390 if (dev_priv->cman) {
391 ret = vmw_cmdbuf_set_pool_size(dev_priv->cman,
392 256*4096, 2*4096);
393 if (ret) {
394 struct vmw_cmdbuf_man *man = dev_priv->cman;
395
396 dev_priv->cman = NULL;
397 vmw_cmdbuf_man_destroy(man);
398 }
399 }
400
401 return 0;
402}
403
404static int vmw_request_device(struct vmw_private *dev_priv)
405{
406 int ret;
407
408 ret = vmw_fifo_init(dev_priv, &dev_priv->fifo);
409 if (unlikely(ret != 0)) {
410 DRM_ERROR("Unable to initialize FIFO.\n");
411 return ret;
412 }
413 vmw_fence_fifo_up(dev_priv->fman);
414 dev_priv->cman = vmw_cmdbuf_man_create(dev_priv);
415 if (IS_ERR(dev_priv->cman)) {
416 dev_priv->cman = NULL;
417 dev_priv->has_dx = false;
418 }
419
420 ret = vmw_request_device_late(dev_priv);
421 if (ret)
422 goto out_no_mob;
423
424 ret = vmw_dummy_query_bo_create(dev_priv);
425 if (unlikely(ret != 0))
426 goto out_no_query_bo;
427
428 return 0;
429
430out_no_query_bo:
431 if (dev_priv->cman)
432 vmw_cmdbuf_remove_pool(dev_priv->cman);
433 if (dev_priv->has_mob) {
434 (void) ttm_bo_evict_mm(&dev_priv->bdev, VMW_PL_MOB);
435 vmw_otables_takedown(dev_priv);
436 }
437 if (dev_priv->cman)
438 vmw_cmdbuf_man_destroy(dev_priv->cman);
439out_no_mob:
440 vmw_fence_fifo_down(dev_priv->fman);
441 vmw_fifo_release(dev_priv, &dev_priv->fifo);
442 return ret;
443}
444
445/**
446 * vmw_release_device_early - Early part of fifo takedown.
447 *
448 * @dev_priv: Pointer to device private struct.
449 *
450 * This is the first part of command submission takedown, to be called before
451 * buffer management is taken down.
452 */
453static void vmw_release_device_early(struct vmw_private *dev_priv)
454{
455 /*
456 * Previous destructions should've released
457 * the pinned bo.
458 */
459
460 BUG_ON(dev_priv->pinned_bo != NULL);
461
462 vmw_dmabuf_unreference(&dev_priv->dummy_query_bo);
463 if (dev_priv->cman)
464 vmw_cmdbuf_remove_pool(dev_priv->cman);
465
466 if (dev_priv->has_mob) {
467 ttm_bo_evict_mm(&dev_priv->bdev, VMW_PL_MOB);
468 vmw_otables_takedown(dev_priv);
469 }
470}
471
472/**
473 * vmw_release_device_late - Late part of fifo takedown.
474 *
475 * @dev_priv: Pointer to device private struct.
476 *
477 * This is the last part of the command submission takedown, to be called when
478 * command submission is no longer needed. It may wait on pending fences.
479 */
480static void vmw_release_device_late(struct vmw_private *dev_priv)
481{
482 vmw_fence_fifo_down(dev_priv->fman);
483 if (dev_priv->cman)
484 vmw_cmdbuf_man_destroy(dev_priv->cman);
485
486 vmw_fifo_release(dev_priv, &dev_priv->fifo);
487}
488
489/**
490 * Sets the initial_[width|height] fields on the given vmw_private.
491 *
492 * It does so by reading SVGA_REG_[WIDTH|HEIGHT] regs and then
493 * clamping the value to fb_max_[width|height] fields and the
494 * VMW_MIN_INITIAL_[WIDTH|HEIGHT].
495 * If the values appear to be invalid, set them to
496 * VMW_MIN_INITIAL_[WIDTH|HEIGHT].
497 */
498static void vmw_get_initial_size(struct vmw_private *dev_priv)
499{
500 uint32_t width;
501 uint32_t height;
502
503 width = vmw_read(dev_priv, SVGA_REG_WIDTH);
504 height = vmw_read(dev_priv, SVGA_REG_HEIGHT);
505
506 width = max_t(uint32_t, width, VMW_MIN_INITIAL_WIDTH);
507 height = max_t(uint32_t, height, VMW_MIN_INITIAL_HEIGHT);
508
509 if (width > dev_priv->fb_max_width ||
510 height > dev_priv->fb_max_height) {
511
512 /*
513 * This is a host error and shouldn't occur.
514 */
515
516 width = VMW_MIN_INITIAL_WIDTH;
517 height = VMW_MIN_INITIAL_HEIGHT;
518 }
519
520 dev_priv->initial_width = width;
521 dev_priv->initial_height = height;
522}
523
524/**
525 * vmw_dma_select_mode - Determine how DMA mappings should be set up for this
526 * system.
527 *
528 * @dev_priv: Pointer to a struct vmw_private
529 *
530 * This functions tries to determine the IOMMU setup and what actions
531 * need to be taken by the driver to make system pages visible to the
532 * device.
533 * If this function decides that DMA is not possible, it returns -EINVAL.
534 * The driver may then try to disable features of the device that require
535 * DMA.
536 */
537static int vmw_dma_select_mode(struct vmw_private *dev_priv)
538{
539 static const char *names[vmw_dma_map_max] = {
540 [vmw_dma_phys] = "Using physical TTM page addresses.",
541 [vmw_dma_alloc_coherent] = "Using coherent TTM pages.",
542 [vmw_dma_map_populate] = "Keeping DMA mappings.",
543 [vmw_dma_map_bind] = "Giving up DMA mappings early."};
544#ifdef CONFIG_X86
545 const struct dma_map_ops *dma_ops = get_dma_ops(dev_priv->dev->dev);
546
547#ifdef CONFIG_INTEL_IOMMU
548 if (intel_iommu_enabled) {
549 dev_priv->map_mode = vmw_dma_map_populate;
550 goto out_fixup;
551 }
552#endif
553
554 if (!(vmw_force_iommu || vmw_force_coherent)) {
555 dev_priv->map_mode = vmw_dma_phys;
556 DRM_INFO("DMA map mode: %s\n", names[dev_priv->map_mode]);
557 return 0;
558 }
559
560 dev_priv->map_mode = vmw_dma_map_populate;
561
562 if (dma_ops->sync_single_for_cpu)
563 dev_priv->map_mode = vmw_dma_alloc_coherent;
564#ifdef CONFIG_SWIOTLB
565 if (swiotlb_nr_tbl() == 0)
566 dev_priv->map_mode = vmw_dma_map_populate;
567#endif
568
569#ifdef CONFIG_INTEL_IOMMU
570out_fixup:
571#endif
572 if (dev_priv->map_mode == vmw_dma_map_populate &&
573 vmw_restrict_iommu)
574 dev_priv->map_mode = vmw_dma_map_bind;
575
576 if (vmw_force_coherent)
577 dev_priv->map_mode = vmw_dma_alloc_coherent;
578
579#if !defined(CONFIG_SWIOTLB) && !defined(CONFIG_INTEL_IOMMU)
580 /*
581 * No coherent page pool
582 */
583 if (dev_priv->map_mode == vmw_dma_alloc_coherent)
584 return -EINVAL;
585#endif
586
587#else /* CONFIG_X86 */
588 dev_priv->map_mode = vmw_dma_map_populate;
589#endif /* CONFIG_X86 */
590
591 DRM_INFO("DMA map mode: %s\n", names[dev_priv->map_mode]);
592
593 return 0;
594}
595
596/**
597 * vmw_dma_masks - set required page- and dma masks
598 *
599 * @dev: Pointer to struct drm-device
600 *
601 * With 32-bit we can only handle 32 bit PFNs. Optionally set that
602 * restriction also for 64-bit systems.
603 */
604#ifdef CONFIG_INTEL_IOMMU
605static int vmw_dma_masks(struct vmw_private *dev_priv)
606{
607 struct drm_device *dev = dev_priv->dev;
608
609 if (intel_iommu_enabled &&
610 (sizeof(unsigned long) == 4 || vmw_restrict_dma_mask)) {
611 DRM_INFO("Restricting DMA addresses to 44 bits.\n");
612 return dma_set_mask(dev->dev, DMA_BIT_MASK(44));
613 }
614 return 0;
615}
616#else
617static int vmw_dma_masks(struct vmw_private *dev_priv)
618{
619 return 0;
620}
621#endif
622
623static int vmw_driver_load(struct drm_device *dev, unsigned long chipset)
624{
625 struct vmw_private *dev_priv;
626 int ret;
627 uint32_t svga_id;
628 enum vmw_res_type i;
629 bool refuse_dma = false;
630 char host_log[100] = {0};
631
632 dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
633 if (unlikely(dev_priv == NULL)) {
634 DRM_ERROR("Failed allocating a device private struct.\n");
635 return -ENOMEM;
636 }
637
638 pci_set_master(dev->pdev);
639
640 dev_priv->dev = dev;
641 dev_priv->vmw_chipset = chipset;
642 dev_priv->last_read_seqno = (uint32_t) -100;
643 mutex_init(&dev_priv->cmdbuf_mutex);
644 mutex_init(&dev_priv->release_mutex);
645 mutex_init(&dev_priv->binding_mutex);
646 mutex_init(&dev_priv->global_kms_state_mutex);
647 rwlock_init(&dev_priv->resource_lock);
648 ttm_lock_init(&dev_priv->reservation_sem);
649 spin_lock_init(&dev_priv->hw_lock);
650 spin_lock_init(&dev_priv->waiter_lock);
651 spin_lock_init(&dev_priv->cap_lock);
652 spin_lock_init(&dev_priv->svga_lock);
653
654 for (i = vmw_res_context; i < vmw_res_max; ++i) {
655 idr_init(&dev_priv->res_idr[i]);
656 INIT_LIST_HEAD(&dev_priv->res_lru[i]);
657 }
658
659 mutex_init(&dev_priv->init_mutex);
660 init_waitqueue_head(&dev_priv->fence_queue);
661 init_waitqueue_head(&dev_priv->fifo_queue);
662 dev_priv->fence_queue_waiters = 0;
663 dev_priv->fifo_queue_waiters = 0;
664
665 dev_priv->used_memory_size = 0;
666
667 dev_priv->io_start = pci_resource_start(dev->pdev, 0);
668 dev_priv->vram_start = pci_resource_start(dev->pdev, 1);
669 dev_priv->mmio_start = pci_resource_start(dev->pdev, 2);
670
671 dev_priv->assume_16bpp = !!vmw_assume_16bpp;
672
673 dev_priv->enable_fb = enable_fbdev;
674
675 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2);
676 svga_id = vmw_read(dev_priv, SVGA_REG_ID);
677 if (svga_id != SVGA_ID_2) {
678 ret = -ENOSYS;
679 DRM_ERROR("Unsupported SVGA ID 0x%x\n", svga_id);
680 goto out_err0;
681 }
682
683 dev_priv->capabilities = vmw_read(dev_priv, SVGA_REG_CAPABILITIES);
684 ret = vmw_dma_select_mode(dev_priv);
685 if (unlikely(ret != 0)) {
686 DRM_INFO("Restricting capabilities due to IOMMU setup.\n");
687 refuse_dma = true;
688 }
689
690 dev_priv->vram_size = vmw_read(dev_priv, SVGA_REG_VRAM_SIZE);
691 dev_priv->mmio_size = vmw_read(dev_priv, SVGA_REG_MEM_SIZE);
692 dev_priv->fb_max_width = vmw_read(dev_priv, SVGA_REG_MAX_WIDTH);
693 dev_priv->fb_max_height = vmw_read(dev_priv, SVGA_REG_MAX_HEIGHT);
694
695 vmw_get_initial_size(dev_priv);
696
697 if (dev_priv->capabilities & SVGA_CAP_GMR2) {
698 dev_priv->max_gmr_ids =
699 vmw_read(dev_priv, SVGA_REG_GMR_MAX_IDS);
700 dev_priv->max_gmr_pages =
701 vmw_read(dev_priv, SVGA_REG_GMRS_MAX_PAGES);
702 dev_priv->memory_size =
703 vmw_read(dev_priv, SVGA_REG_MEMORY_SIZE);
704 dev_priv->memory_size -= dev_priv->vram_size;
705 } else {
706 /*
707 * An arbitrary limit of 512MiB on surface
708 * memory. But all HWV8 hardware supports GMR2.
709 */
710 dev_priv->memory_size = 512*1024*1024;
711 }
712 dev_priv->max_mob_pages = 0;
713 dev_priv->max_mob_size = 0;
714 if (dev_priv->capabilities & SVGA_CAP_GBOBJECTS) {
715 uint64_t mem_size =
716 vmw_read(dev_priv,
717 SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB);
718
719 /*
720 * Workaround for low memory 2D VMs to compensate for the
721 * allocation taken by fbdev
722 */
723 if (!(dev_priv->capabilities & SVGA_CAP_3D))
724 mem_size *= 2;
725
726 dev_priv->max_mob_pages = mem_size * 1024 / PAGE_SIZE;
727 dev_priv->prim_bb_mem =
728 vmw_read(dev_priv,
729 SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM);
730 dev_priv->max_mob_size =
731 vmw_read(dev_priv, SVGA_REG_MOB_MAX_SIZE);
732 dev_priv->stdu_max_width =
733 vmw_read(dev_priv, SVGA_REG_SCREENTARGET_MAX_WIDTH);
734 dev_priv->stdu_max_height =
735 vmw_read(dev_priv, SVGA_REG_SCREENTARGET_MAX_HEIGHT);
736
737 vmw_write(dev_priv, SVGA_REG_DEV_CAP,
738 SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH);
739 dev_priv->texture_max_width = vmw_read(dev_priv,
740 SVGA_REG_DEV_CAP);
741 vmw_write(dev_priv, SVGA_REG_DEV_CAP,
742 SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT);
743 dev_priv->texture_max_height = vmw_read(dev_priv,
744 SVGA_REG_DEV_CAP);
745 } else {
746 dev_priv->texture_max_width = 8192;
747 dev_priv->texture_max_height = 8192;
748 dev_priv->prim_bb_mem = dev_priv->vram_size;
749 }
750
751 vmw_print_capabilities(dev_priv->capabilities);
752
753 ret = vmw_dma_masks(dev_priv);
754 if (unlikely(ret != 0))
755 goto out_err0;
756
757 if (dev_priv->capabilities & SVGA_CAP_GMR2) {
758 DRM_INFO("Max GMR ids is %u\n",
759 (unsigned)dev_priv->max_gmr_ids);
760 DRM_INFO("Max number of GMR pages is %u\n",
761 (unsigned)dev_priv->max_gmr_pages);
762 DRM_INFO("Max dedicated hypervisor surface memory is %u kiB\n",
763 (unsigned)dev_priv->memory_size / 1024);
764 }
765 DRM_INFO("Maximum display memory size is %u kiB\n",
766 dev_priv->prim_bb_mem / 1024);
767 DRM_INFO("VRAM at 0x%08x size is %u kiB\n",
768 dev_priv->vram_start, dev_priv->vram_size / 1024);
769 DRM_INFO("MMIO at 0x%08x size is %u kiB\n",
770 dev_priv->mmio_start, dev_priv->mmio_size / 1024);
771
772 ret = vmw_ttm_global_init(dev_priv);
773 if (unlikely(ret != 0))
774 goto out_err0;
775
776
777 vmw_master_init(&dev_priv->fbdev_master);
778 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
779 dev_priv->active_master = &dev_priv->fbdev_master;
780
781 dev_priv->mmio_virt = memremap(dev_priv->mmio_start,
782 dev_priv->mmio_size, MEMREMAP_WB);
783
784 if (unlikely(dev_priv->mmio_virt == NULL)) {
785 ret = -ENOMEM;
786 DRM_ERROR("Failed mapping MMIO.\n");
787 goto out_err3;
788 }
789
790 /* Need mmio memory to check for fifo pitchlock cap. */
791 if (!(dev_priv->capabilities & SVGA_CAP_DISPLAY_TOPOLOGY) &&
792 !(dev_priv->capabilities & SVGA_CAP_PITCHLOCK) &&
793 !vmw_fifo_have_pitchlock(dev_priv)) {
794 ret = -ENOSYS;
795 DRM_ERROR("Hardware has no pitchlock\n");
796 goto out_err4;
797 }
798
799 dev_priv->tdev = ttm_object_device_init
800 (dev_priv->mem_global_ref.object, 12, &vmw_prime_dmabuf_ops);
801
802 if (unlikely(dev_priv->tdev == NULL)) {
803 DRM_ERROR("Unable to initialize TTM object management.\n");
804 ret = -ENOMEM;
805 goto out_err4;
806 }
807
808 dev->dev_private = dev_priv;
809
810 ret = pci_request_regions(dev->pdev, "vmwgfx probe");
811 dev_priv->stealth = (ret != 0);
812 if (dev_priv->stealth) {
813 /**
814 * Request at least the mmio PCI resource.
815 */
816
817 DRM_INFO("It appears like vesafb is loaded. "
818 "Ignore above error if any.\n");
819 ret = pci_request_region(dev->pdev, 2, "vmwgfx stealth probe");
820 if (unlikely(ret != 0)) {
821 DRM_ERROR("Failed reserving the SVGA MMIO resource.\n");
822 goto out_no_device;
823 }
824 }
825
826 if (dev_priv->capabilities & SVGA_CAP_IRQMASK) {
827 ret = drm_irq_install(dev, dev->pdev->irq);
828 if (ret != 0) {
829 DRM_ERROR("Failed installing irq: %d\n", ret);
830 goto out_no_irq;
831 }
832 }
833
834 dev_priv->fman = vmw_fence_manager_init(dev_priv);
835 if (unlikely(dev_priv->fman == NULL)) {
836 ret = -ENOMEM;
837 goto out_no_fman;
838 }
839
840 ret = ttm_bo_device_init(&dev_priv->bdev,
841 dev_priv->bo_global_ref.ref.object,
842 &vmw_bo_driver,
843 dev->anon_inode->i_mapping,
844 VMWGFX_FILE_PAGE_OFFSET,
845 false);
846 if (unlikely(ret != 0)) {
847 DRM_ERROR("Failed initializing TTM buffer object driver.\n");
848 goto out_no_bdev;
849 }
850
851 /*
852 * Enable VRAM, but initially don't use it until SVGA is enabled and
853 * unhidden.
854 */
855 ret = ttm_bo_init_mm(&dev_priv->bdev, TTM_PL_VRAM,
856 (dev_priv->vram_size >> PAGE_SHIFT));
857 if (unlikely(ret != 0)) {
858 DRM_ERROR("Failed initializing memory manager for VRAM.\n");
859 goto out_no_vram;
860 }
861 dev_priv->bdev.man[TTM_PL_VRAM].use_type = false;
862
863 dev_priv->has_gmr = true;
864 if (((dev_priv->capabilities & (SVGA_CAP_GMR | SVGA_CAP_GMR2)) == 0) ||
865 refuse_dma || ttm_bo_init_mm(&dev_priv->bdev, VMW_PL_GMR,
866 VMW_PL_GMR) != 0) {
867 DRM_INFO("No GMR memory available. "
868 "Graphics memory resources are very limited.\n");
869 dev_priv->has_gmr = false;
870 }
871
872 if (dev_priv->capabilities & SVGA_CAP_GBOBJECTS) {
873 dev_priv->has_mob = true;
874 if (ttm_bo_init_mm(&dev_priv->bdev, VMW_PL_MOB,
875 VMW_PL_MOB) != 0) {
876 DRM_INFO("No MOB memory available. "
877 "3D will be disabled.\n");
878 dev_priv->has_mob = false;
879 }
880 }
881
882 if (dev_priv->has_mob) {
883 spin_lock(&dev_priv->cap_lock);
884 vmw_write(dev_priv, SVGA_REG_DEV_CAP, SVGA3D_DEVCAP_DX);
885 dev_priv->has_dx = !!vmw_read(dev_priv, SVGA_REG_DEV_CAP);
886 spin_unlock(&dev_priv->cap_lock);
887 }
888
889
890 ret = vmw_kms_init(dev_priv);
891 if (unlikely(ret != 0))
892 goto out_no_kms;
893 vmw_overlay_init(dev_priv);
894
895 ret = vmw_request_device(dev_priv);
896 if (ret)
897 goto out_no_fifo;
898
899 DRM_INFO("DX: %s\n", dev_priv->has_dx ? "yes." : "no.");
900
901 snprintf(host_log, sizeof(host_log), "vmwgfx: %s-%s",
902 VMWGFX_REPO, VMWGFX_GIT_VERSION);
903 vmw_host_log(host_log);
904
905 memset(host_log, 0, sizeof(host_log));
906 snprintf(host_log, sizeof(host_log), "vmwgfx: Module Version: %d.%d.%d",
907 VMWGFX_DRIVER_MAJOR, VMWGFX_DRIVER_MINOR,
908 VMWGFX_DRIVER_PATCHLEVEL);
909 vmw_host_log(host_log);
910
911 if (dev_priv->enable_fb) {
912 vmw_fifo_resource_inc(dev_priv);
913 vmw_svga_enable(dev_priv);
914 vmw_fb_init(dev_priv);
915 }
916
917 dev_priv->pm_nb.notifier_call = vmwgfx_pm_notifier;
918 register_pm_notifier(&dev_priv->pm_nb);
919
920 return 0;
921
922out_no_fifo:
923 vmw_overlay_close(dev_priv);
924 vmw_kms_close(dev_priv);
925out_no_kms:
926 if (dev_priv->has_mob)
927 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_MOB);
928 if (dev_priv->has_gmr)
929 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
930 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
931out_no_vram:
932 (void)ttm_bo_device_release(&dev_priv->bdev);
933out_no_bdev:
934 vmw_fence_manager_takedown(dev_priv->fman);
935out_no_fman:
936 if (dev_priv->capabilities & SVGA_CAP_IRQMASK)
937 drm_irq_uninstall(dev_priv->dev);
938out_no_irq:
939 if (dev_priv->stealth)
940 pci_release_region(dev->pdev, 2);
941 else
942 pci_release_regions(dev->pdev);
943out_no_device:
944 ttm_object_device_release(&dev_priv->tdev);
945out_err4:
946 memunmap(dev_priv->mmio_virt);
947out_err3:
948 vmw_ttm_global_release(dev_priv);
949out_err0:
950 for (i = vmw_res_context; i < vmw_res_max; ++i)
951 idr_destroy(&dev_priv->res_idr[i]);
952
953 if (dev_priv->ctx.staged_bindings)
954 vmw_binding_state_free(dev_priv->ctx.staged_bindings);
955 kfree(dev_priv);
956 return ret;
957}
958
959static int vmw_driver_unload(struct drm_device *dev)
960{
961 struct vmw_private *dev_priv = vmw_priv(dev);
962 enum vmw_res_type i;
963
964 unregister_pm_notifier(&dev_priv->pm_nb);
965
966 if (dev_priv->ctx.res_ht_initialized)
967 drm_ht_remove(&dev_priv->ctx.res_ht);
968 vfree(dev_priv->ctx.cmd_bounce);
969 if (dev_priv->enable_fb) {
970 vmw_fb_off(dev_priv);
971 vmw_fb_close(dev_priv);
972 vmw_fifo_resource_dec(dev_priv);
973 vmw_svga_disable(dev_priv);
974 }
975
976 vmw_kms_close(dev_priv);
977 vmw_overlay_close(dev_priv);
978
979 if (dev_priv->has_gmr)
980 (void)ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
981 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
982
983 vmw_release_device_early(dev_priv);
984 if (dev_priv->has_mob)
985 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_MOB);
986 (void) ttm_bo_device_release(&dev_priv->bdev);
987 vmw_release_device_late(dev_priv);
988 vmw_fence_manager_takedown(dev_priv->fman);
989 if (dev_priv->capabilities & SVGA_CAP_IRQMASK)
990 drm_irq_uninstall(dev_priv->dev);
991 if (dev_priv->stealth)
992 pci_release_region(dev->pdev, 2);
993 else
994 pci_release_regions(dev->pdev);
995
996 ttm_object_device_release(&dev_priv->tdev);
997 memunmap(dev_priv->mmio_virt);
998 if (dev_priv->ctx.staged_bindings)
999 vmw_binding_state_free(dev_priv->ctx.staged_bindings);
1000 vmw_ttm_global_release(dev_priv);
1001
1002 for (i = vmw_res_context; i < vmw_res_max; ++i)
1003 idr_destroy(&dev_priv->res_idr[i]);
1004
1005 kfree(dev_priv);
1006
1007 return 0;
1008}
1009
1010static void vmw_postclose(struct drm_device *dev,
1011 struct drm_file *file_priv)
1012{
1013 struct vmw_fpriv *vmw_fp;
1014
1015 vmw_fp = vmw_fpriv(file_priv);
1016
1017 if (vmw_fp->locked_master) {
1018 struct vmw_master *vmaster =
1019 vmw_master(vmw_fp->locked_master);
1020
1021 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
1022 ttm_vt_unlock(&vmaster->lock);
1023 drm_master_put(&vmw_fp->locked_master);
1024 }
1025
1026 ttm_object_file_release(&vmw_fp->tfile);
1027 kfree(vmw_fp);
1028}
1029
1030static int vmw_driver_open(struct drm_device *dev, struct drm_file *file_priv)
1031{
1032 struct vmw_private *dev_priv = vmw_priv(dev);
1033 struct vmw_fpriv *vmw_fp;
1034 int ret = -ENOMEM;
1035
1036 vmw_fp = kzalloc(sizeof(*vmw_fp), GFP_KERNEL);
1037 if (unlikely(vmw_fp == NULL))
1038 return ret;
1039
1040 vmw_fp->tfile = ttm_object_file_init(dev_priv->tdev, 10);
1041 if (unlikely(vmw_fp->tfile == NULL))
1042 goto out_no_tfile;
1043
1044 file_priv->driver_priv = vmw_fp;
1045
1046 return 0;
1047
1048out_no_tfile:
1049 kfree(vmw_fp);
1050 return ret;
1051}
1052
1053static struct vmw_master *vmw_master_check(struct drm_device *dev,
1054 struct drm_file *file_priv,
1055 unsigned int flags)
1056{
1057 int ret;
1058 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
1059 struct vmw_master *vmaster;
1060
1061 if (!drm_is_primary_client(file_priv) || !(flags & DRM_AUTH))
1062 return NULL;
1063
1064 ret = mutex_lock_interruptible(&dev->master_mutex);
1065 if (unlikely(ret != 0))
1066 return ERR_PTR(-ERESTARTSYS);
1067
1068 if (drm_is_current_master(file_priv)) {
1069 mutex_unlock(&dev->master_mutex);
1070 return NULL;
1071 }
1072
1073 /*
1074 * Check if we were previously master, but now dropped. In that
1075 * case, allow at least render node functionality.
1076 */
1077 if (vmw_fp->locked_master) {
1078 mutex_unlock(&dev->master_mutex);
1079
1080 if (flags & DRM_RENDER_ALLOW)
1081 return NULL;
1082
1083 DRM_ERROR("Dropped master trying to access ioctl that "
1084 "requires authentication.\n");
1085 return ERR_PTR(-EACCES);
1086 }
1087 mutex_unlock(&dev->master_mutex);
1088
1089 /*
1090 * Take the TTM lock. Possibly sleep waiting for the authenticating
1091 * master to become master again, or for a SIGTERM if the
1092 * authenticating master exits.
1093 */
1094 vmaster = vmw_master(file_priv->master);
1095 ret = ttm_read_lock(&vmaster->lock, true);
1096 if (unlikely(ret != 0))
1097 vmaster = ERR_PTR(ret);
1098
1099 return vmaster;
1100}
1101
1102static long vmw_generic_ioctl(struct file *filp, unsigned int cmd,
1103 unsigned long arg,
1104 long (*ioctl_func)(struct file *, unsigned int,
1105 unsigned long))
1106{
1107 struct drm_file *file_priv = filp->private_data;
1108 struct drm_device *dev = file_priv->minor->dev;
1109 unsigned int nr = DRM_IOCTL_NR(cmd);
1110 struct vmw_master *vmaster;
1111 unsigned int flags;
1112 long ret;
1113
1114 /*
1115 * Do extra checking on driver private ioctls.
1116 */
1117
1118 if ((nr >= DRM_COMMAND_BASE) && (nr < DRM_COMMAND_END)
1119 && (nr < DRM_COMMAND_BASE + dev->driver->num_ioctls)) {
1120 const struct drm_ioctl_desc *ioctl =
1121 &vmw_ioctls[nr - DRM_COMMAND_BASE];
1122
1123 if (nr == DRM_COMMAND_BASE + DRM_VMW_EXECBUF) {
1124 ret = (long) drm_ioctl_permit(ioctl->flags, file_priv);
1125 if (unlikely(ret != 0))
1126 return ret;
1127
1128 if (unlikely((cmd & (IOC_IN | IOC_OUT)) != IOC_IN))
1129 goto out_io_encoding;
1130
1131 return (long) vmw_execbuf_ioctl(dev, arg, file_priv,
1132 _IOC_SIZE(cmd));
1133 } else if (nr == DRM_COMMAND_BASE + DRM_VMW_UPDATE_LAYOUT) {
1134 if (!drm_is_current_master(file_priv) &&
1135 !capable(CAP_SYS_ADMIN))
1136 return -EACCES;
1137 }
1138
1139 if (unlikely(ioctl->cmd != cmd))
1140 goto out_io_encoding;
1141
1142 flags = ioctl->flags;
1143 } else if (!drm_ioctl_flags(nr, &flags))
1144 return -EINVAL;
1145
1146 vmaster = vmw_master_check(dev, file_priv, flags);
1147 if (IS_ERR(vmaster)) {
1148 ret = PTR_ERR(vmaster);
1149
1150 if (ret != -ERESTARTSYS)
1151 DRM_INFO("IOCTL ERROR Command %d, Error %ld.\n",
1152 nr, ret);
1153 return ret;
1154 }
1155
1156 ret = ioctl_func(filp, cmd, arg);
1157 if (vmaster)
1158 ttm_read_unlock(&vmaster->lock);
1159
1160 return ret;
1161
1162out_io_encoding:
1163 DRM_ERROR("Invalid command format, ioctl %d\n",
1164 nr - DRM_COMMAND_BASE);
1165
1166 return -EINVAL;
1167}
1168
1169static long vmw_unlocked_ioctl(struct file *filp, unsigned int cmd,
1170 unsigned long arg)
1171{
1172 return vmw_generic_ioctl(filp, cmd, arg, &drm_ioctl);
1173}
1174
1175#ifdef CONFIG_COMPAT
1176static long vmw_compat_ioctl(struct file *filp, unsigned int cmd,
1177 unsigned long arg)
1178{
1179 return vmw_generic_ioctl(filp, cmd, arg, &drm_compat_ioctl);
1180}
1181#endif
1182
1183static void vmw_lastclose(struct drm_device *dev)
1184{
1185}
1186
1187static void vmw_master_init(struct vmw_master *vmaster)
1188{
1189 ttm_lock_init(&vmaster->lock);
1190}
1191
1192static int vmw_master_create(struct drm_device *dev,
1193 struct drm_master *master)
1194{
1195 struct vmw_master *vmaster;
1196
1197 vmaster = kzalloc(sizeof(*vmaster), GFP_KERNEL);
1198 if (unlikely(vmaster == NULL))
1199 return -ENOMEM;
1200
1201 vmw_master_init(vmaster);
1202 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
1203 master->driver_priv = vmaster;
1204
1205 return 0;
1206}
1207
1208static void vmw_master_destroy(struct drm_device *dev,
1209 struct drm_master *master)
1210{
1211 struct vmw_master *vmaster = vmw_master(master);
1212
1213 master->driver_priv = NULL;
1214 kfree(vmaster);
1215}
1216
1217static int vmw_master_set(struct drm_device *dev,
1218 struct drm_file *file_priv,
1219 bool from_open)
1220{
1221 struct vmw_private *dev_priv = vmw_priv(dev);
1222 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
1223 struct vmw_master *active = dev_priv->active_master;
1224 struct vmw_master *vmaster = vmw_master(file_priv->master);
1225 int ret = 0;
1226
1227 if (active) {
1228 BUG_ON(active != &dev_priv->fbdev_master);
1229 ret = ttm_vt_lock(&active->lock, false, vmw_fp->tfile);
1230 if (unlikely(ret != 0))
1231 return ret;
1232
1233 ttm_lock_set_kill(&active->lock, true, SIGTERM);
1234 dev_priv->active_master = NULL;
1235 }
1236
1237 ttm_lock_set_kill(&vmaster->lock, false, SIGTERM);
1238 if (!from_open) {
1239 ttm_vt_unlock(&vmaster->lock);
1240 BUG_ON(vmw_fp->locked_master != file_priv->master);
1241 drm_master_put(&vmw_fp->locked_master);
1242 }
1243
1244 dev_priv->active_master = vmaster;
1245 drm_sysfs_hotplug_event(dev);
1246
1247 return 0;
1248}
1249
1250static void vmw_master_drop(struct drm_device *dev,
1251 struct drm_file *file_priv)
1252{
1253 struct vmw_private *dev_priv = vmw_priv(dev);
1254 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
1255 struct vmw_master *vmaster = vmw_master(file_priv->master);
1256 int ret;
1257
1258 /**
1259 * Make sure the master doesn't disappear while we have
1260 * it locked.
1261 */
1262
1263 vmw_fp->locked_master = drm_master_get(file_priv->master);
1264 ret = ttm_vt_lock(&vmaster->lock, false, vmw_fp->tfile);
1265 vmw_kms_legacy_hotspot_clear(dev_priv);
1266 if (unlikely((ret != 0))) {
1267 DRM_ERROR("Unable to lock TTM at VT switch.\n");
1268 drm_master_put(&vmw_fp->locked_master);
1269 }
1270
1271 ttm_lock_set_kill(&vmaster->lock, false, SIGTERM);
1272
1273 if (!dev_priv->enable_fb)
1274 vmw_svga_disable(dev_priv);
1275
1276 dev_priv->active_master = &dev_priv->fbdev_master;
1277 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
1278 ttm_vt_unlock(&dev_priv->fbdev_master.lock);
1279
1280 if (dev_priv->enable_fb)
1281 vmw_fb_on(dev_priv);
1282}
1283
1284/**
1285 * __vmw_svga_enable - Enable SVGA mode, FIFO and use of VRAM.
1286 *
1287 * @dev_priv: Pointer to device private struct.
1288 * Needs the reservation sem to be held in non-exclusive mode.
1289 */
1290static void __vmw_svga_enable(struct vmw_private *dev_priv)
1291{
1292 spin_lock(&dev_priv->svga_lock);
1293 if (!dev_priv->bdev.man[TTM_PL_VRAM].use_type) {
1294 vmw_write(dev_priv, SVGA_REG_ENABLE, SVGA_REG_ENABLE);
1295 dev_priv->bdev.man[TTM_PL_VRAM].use_type = true;
1296 }
1297 spin_unlock(&dev_priv->svga_lock);
1298}
1299
1300/**
1301 * vmw_svga_enable - Enable SVGA mode, FIFO and use of VRAM.
1302 *
1303 * @dev_priv: Pointer to device private struct.
1304 */
1305void vmw_svga_enable(struct vmw_private *dev_priv)
1306{
1307 ttm_read_lock(&dev_priv->reservation_sem, false);
1308 __vmw_svga_enable(dev_priv);
1309 ttm_read_unlock(&dev_priv->reservation_sem);
1310}
1311
1312/**
1313 * __vmw_svga_disable - Disable SVGA mode and use of VRAM.
1314 *
1315 * @dev_priv: Pointer to device private struct.
1316 * Needs the reservation sem to be held in exclusive mode.
1317 * Will not empty VRAM. VRAM must be emptied by caller.
1318 */
1319static void __vmw_svga_disable(struct vmw_private *dev_priv)
1320{
1321 spin_lock(&dev_priv->svga_lock);
1322 if (dev_priv->bdev.man[TTM_PL_VRAM].use_type) {
1323 dev_priv->bdev.man[TTM_PL_VRAM].use_type = false;
1324 vmw_write(dev_priv, SVGA_REG_ENABLE,
1325 SVGA_REG_ENABLE_HIDE |
1326 SVGA_REG_ENABLE_ENABLE);
1327 }
1328 spin_unlock(&dev_priv->svga_lock);
1329}
1330
1331/**
1332 * vmw_svga_disable - Disable SVGA_MODE, and use of VRAM. Keep the fifo
1333 * running.
1334 *
1335 * @dev_priv: Pointer to device private struct.
1336 * Will empty VRAM.
1337 */
1338void vmw_svga_disable(struct vmw_private *dev_priv)
1339{
1340 ttm_write_lock(&dev_priv->reservation_sem, false);
1341 spin_lock(&dev_priv->svga_lock);
1342 if (dev_priv->bdev.man[TTM_PL_VRAM].use_type) {
1343 dev_priv->bdev.man[TTM_PL_VRAM].use_type = false;
1344 spin_unlock(&dev_priv->svga_lock);
1345 if (ttm_bo_evict_mm(&dev_priv->bdev, TTM_PL_VRAM))
1346 DRM_ERROR("Failed evicting VRAM buffers.\n");
1347 vmw_write(dev_priv, SVGA_REG_ENABLE,
1348 SVGA_REG_ENABLE_HIDE |
1349 SVGA_REG_ENABLE_ENABLE);
1350 } else
1351 spin_unlock(&dev_priv->svga_lock);
1352 ttm_write_unlock(&dev_priv->reservation_sem);
1353}
1354
1355static void vmw_remove(struct pci_dev *pdev)
1356{
1357 struct drm_device *dev = pci_get_drvdata(pdev);
1358
1359 pci_disable_device(pdev);
1360 drm_put_dev(dev);
1361}
1362
1363static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
1364 void *ptr)
1365{
1366 struct vmw_private *dev_priv =
1367 container_of(nb, struct vmw_private, pm_nb);
1368
1369 switch (val) {
1370 case PM_HIBERNATION_PREPARE:
1371 if (dev_priv->enable_fb)
1372 vmw_fb_off(dev_priv);
1373 ttm_suspend_lock(&dev_priv->reservation_sem);
1374
1375 /*
1376 * This empties VRAM and unbinds all GMR bindings.
1377 * Buffer contents is moved to swappable memory.
1378 */
1379 vmw_execbuf_release_pinned_bo(dev_priv);
1380 vmw_resource_evict_all(dev_priv);
1381 vmw_release_device_early(dev_priv);
1382 ttm_bo_swapout_all(&dev_priv->bdev);
1383 vmw_fence_fifo_down(dev_priv->fman);
1384 break;
1385 case PM_POST_HIBERNATION:
1386 case PM_POST_RESTORE:
1387 vmw_fence_fifo_up(dev_priv->fman);
1388 ttm_suspend_unlock(&dev_priv->reservation_sem);
1389 if (dev_priv->enable_fb)
1390 vmw_fb_on(dev_priv);
1391 break;
1392 case PM_RESTORE_PREPARE:
1393 break;
1394 default:
1395 break;
1396 }
1397 return 0;
1398}
1399
1400static int vmw_pci_suspend(struct pci_dev *pdev, pm_message_t state)
1401{
1402 struct drm_device *dev = pci_get_drvdata(pdev);
1403 struct vmw_private *dev_priv = vmw_priv(dev);
1404
1405 if (dev_priv->refuse_hibernation)
1406 return -EBUSY;
1407
1408 pci_save_state(pdev);
1409 pci_disable_device(pdev);
1410 pci_set_power_state(pdev, PCI_D3hot);
1411 return 0;
1412}
1413
1414static int vmw_pci_resume(struct pci_dev *pdev)
1415{
1416 pci_set_power_state(pdev, PCI_D0);
1417 pci_restore_state(pdev);
1418 return pci_enable_device(pdev);
1419}
1420
1421static int vmw_pm_suspend(struct device *kdev)
1422{
1423 struct pci_dev *pdev = to_pci_dev(kdev);
1424 struct pm_message dummy;
1425
1426 dummy.event = 0;
1427
1428 return vmw_pci_suspend(pdev, dummy);
1429}
1430
1431static int vmw_pm_resume(struct device *kdev)
1432{
1433 struct pci_dev *pdev = to_pci_dev(kdev);
1434
1435 return vmw_pci_resume(pdev);
1436}
1437
1438static int vmw_pm_freeze(struct device *kdev)
1439{
1440 struct pci_dev *pdev = to_pci_dev(kdev);
1441 struct drm_device *dev = pci_get_drvdata(pdev);
1442 struct vmw_private *dev_priv = vmw_priv(dev);
1443
1444 dev_priv->suspended = true;
1445 if (dev_priv->enable_fb)
1446 vmw_fifo_resource_dec(dev_priv);
1447
1448 if (atomic_read(&dev_priv->num_fifo_resources) != 0) {
1449 DRM_ERROR("Can't hibernate while 3D resources are active.\n");
1450 if (dev_priv->enable_fb)
1451 vmw_fifo_resource_inc(dev_priv);
1452 WARN_ON(vmw_request_device_late(dev_priv));
1453 dev_priv->suspended = false;
1454 return -EBUSY;
1455 }
1456
1457 if (dev_priv->enable_fb)
1458 __vmw_svga_disable(dev_priv);
1459
1460 vmw_release_device_late(dev_priv);
1461
1462 return 0;
1463}
1464
1465static int vmw_pm_restore(struct device *kdev)
1466{
1467 struct pci_dev *pdev = to_pci_dev(kdev);
1468 struct drm_device *dev = pci_get_drvdata(pdev);
1469 struct vmw_private *dev_priv = vmw_priv(dev);
1470 int ret;
1471
1472 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2);
1473 (void) vmw_read(dev_priv, SVGA_REG_ID);
1474
1475 if (dev_priv->enable_fb)
1476 vmw_fifo_resource_inc(dev_priv);
1477
1478 ret = vmw_request_device(dev_priv);
1479 if (ret)
1480 return ret;
1481
1482 if (dev_priv->enable_fb)
1483 __vmw_svga_enable(dev_priv);
1484
1485 dev_priv->suspended = false;
1486
1487 return 0;
1488}
1489
1490static const struct dev_pm_ops vmw_pm_ops = {
1491 .freeze = vmw_pm_freeze,
1492 .thaw = vmw_pm_restore,
1493 .restore = vmw_pm_restore,
1494 .suspend = vmw_pm_suspend,
1495 .resume = vmw_pm_resume,
1496};
1497
1498static const struct file_operations vmwgfx_driver_fops = {
1499 .owner = THIS_MODULE,
1500 .open = drm_open,
1501 .release = drm_release,
1502 .unlocked_ioctl = vmw_unlocked_ioctl,
1503 .mmap = vmw_mmap,
1504 .poll = vmw_fops_poll,
1505 .read = vmw_fops_read,
1506#if defined(CONFIG_COMPAT)
1507 .compat_ioctl = vmw_compat_ioctl,
1508#endif
1509 .llseek = noop_llseek,
1510};
1511
1512static struct drm_driver driver = {
1513 .driver_features = DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED |
1514 DRIVER_MODESET | DRIVER_PRIME | DRIVER_RENDER,
1515 .load = vmw_driver_load,
1516 .unload = vmw_driver_unload,
1517 .lastclose = vmw_lastclose,
1518 .irq_preinstall = vmw_irq_preinstall,
1519 .irq_postinstall = vmw_irq_postinstall,
1520 .irq_uninstall = vmw_irq_uninstall,
1521 .irq_handler = vmw_irq_handler,
1522 .get_vblank_counter = vmw_get_vblank_counter,
1523 .enable_vblank = vmw_enable_vblank,
1524 .disable_vblank = vmw_disable_vblank,
1525 .ioctls = vmw_ioctls,
1526 .num_ioctls = ARRAY_SIZE(vmw_ioctls),
1527 .master_create = vmw_master_create,
1528 .master_destroy = vmw_master_destroy,
1529 .master_set = vmw_master_set,
1530 .master_drop = vmw_master_drop,
1531 .open = vmw_driver_open,
1532 .postclose = vmw_postclose,
1533 .set_busid = drm_pci_set_busid,
1534
1535 .dumb_create = vmw_dumb_create,
1536 .dumb_map_offset = vmw_dumb_map_offset,
1537 .dumb_destroy = vmw_dumb_destroy,
1538
1539 .prime_fd_to_handle = vmw_prime_fd_to_handle,
1540 .prime_handle_to_fd = vmw_prime_handle_to_fd,
1541
1542 .fops = &vmwgfx_driver_fops,
1543 .name = VMWGFX_DRIVER_NAME,
1544 .desc = VMWGFX_DRIVER_DESC,
1545 .date = VMWGFX_DRIVER_DATE,
1546 .major = VMWGFX_DRIVER_MAJOR,
1547 .minor = VMWGFX_DRIVER_MINOR,
1548 .patchlevel = VMWGFX_DRIVER_PATCHLEVEL
1549};
1550
1551static struct pci_driver vmw_pci_driver = {
1552 .name = VMWGFX_DRIVER_NAME,
1553 .id_table = vmw_pci_id_list,
1554 .probe = vmw_probe,
1555 .remove = vmw_remove,
1556 .driver = {
1557 .pm = &vmw_pm_ops
1558 }
1559};
1560
1561static int vmw_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
1562{
1563 return drm_get_pci_dev(pdev, ent, &driver);
1564}
1565
1566static int __init vmwgfx_init(void)
1567{
1568 int ret;
1569
1570 if (vgacon_text_force())
1571 return -EINVAL;
1572
1573 ret = drm_pci_init(&driver, &vmw_pci_driver);
1574 if (ret)
1575 DRM_ERROR("Failed initializing DRM.\n");
1576 return ret;
1577}
1578
1579static void __exit vmwgfx_exit(void)
1580{
1581 drm_pci_exit(&driver, &vmw_pci_driver);
1582}
1583
1584module_init(vmwgfx_init);
1585module_exit(vmwgfx_exit);
1586
1587MODULE_AUTHOR("VMware Inc. and others");
1588MODULE_DESCRIPTION("Standalone drm driver for the VMware SVGA device");
1589MODULE_LICENSE("GPL and additional rights");
1590MODULE_VERSION(__stringify(VMWGFX_DRIVER_MAJOR) "."
1591 __stringify(VMWGFX_DRIVER_MINOR) "."
1592 __stringify(VMWGFX_DRIVER_PATCHLEVEL) "."
1593 "0");