Loading...
Note: File does not exist in v3.1.
1/*
2 * Copyright © 2014 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sub license, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the
13 * next paragraph) shall be included in all copies or substantial portions
14 * of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
22 * IN THE SOFTWARE.
23 */
24
25#include "i915_params.h"
26#include "i915_drv.h"
27
28struct i915_params i915 __read_mostly = {
29 .modeset = -1,
30 .panel_ignore_lid = 1,
31 .semaphores = -1,
32 .lvds_channel_mode = 0,
33 .panel_use_ssc = -1,
34 .vbt_sdvo_panel_type = -1,
35 .enable_rc6 = -1,
36 .enable_dc = -1,
37 .enable_fbc = -1,
38 .enable_execlists = -1,
39 .enable_hangcheck = true,
40 .enable_ppgtt = -1,
41 .enable_psr = -1,
42 .alpha_support = IS_ENABLED(CONFIG_DRM_I915_ALPHA_SUPPORT),
43 .disable_power_well = -1,
44 .enable_ips = 1,
45 .fastboot = 0,
46 .prefault_disable = 0,
47 .load_detect_test = 0,
48 .force_reset_modeset_test = 0,
49 .reset = true,
50 .error_capture = true,
51 .invert_brightness = 0,
52 .disable_display = 0,
53 .enable_cmd_parser = 1,
54 .use_mmio_flip = 0,
55 .mmio_debug = 0,
56 .verbose_state_checks = 1,
57 .nuclear_pageflip = 0,
58 .edp_vswing = 0,
59 .enable_guc_loading = 0,
60 .enable_guc_submission = 0,
61 .guc_log_level = -1,
62 .enable_dp_mst = true,
63 .inject_load_failure = 0,
64 .enable_dpcd_backlight = false,
65 .enable_gvt = false,
66};
67
68module_param_named(modeset, i915.modeset, int, 0400);
69MODULE_PARM_DESC(modeset,
70 "Use kernel modesetting [KMS] (0=disable, "
71 "1=on, -1=force vga console preference [default])");
72
73module_param_named_unsafe(panel_ignore_lid, i915.panel_ignore_lid, int, 0600);
74MODULE_PARM_DESC(panel_ignore_lid,
75 "Override lid status (0=autodetect, 1=autodetect disabled [default], "
76 "-1=force lid closed, -2=force lid open)");
77
78module_param_named_unsafe(semaphores, i915.semaphores, int, 0400);
79MODULE_PARM_DESC(semaphores,
80 "Use semaphores for inter-ring sync "
81 "(default: -1 (use per-chip defaults))");
82
83module_param_named_unsafe(enable_rc6, i915.enable_rc6, int, 0400);
84MODULE_PARM_DESC(enable_rc6,
85 "Enable power-saving render C-state 6. "
86 "Different stages can be selected via bitmask values "
87 "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
88 "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
89 "default: -1 (use per-chip default)");
90
91module_param_named_unsafe(enable_dc, i915.enable_dc, int, 0400);
92MODULE_PARM_DESC(enable_dc,
93 "Enable power-saving display C-states. "
94 "(-1=auto [default]; 0=disable; 1=up to DC5; 2=up to DC6)");
95
96module_param_named_unsafe(enable_fbc, i915.enable_fbc, int, 0600);
97MODULE_PARM_DESC(enable_fbc,
98 "Enable frame buffer compression for power savings "
99 "(default: -1 (use per-chip default))");
100
101module_param_named_unsafe(lvds_channel_mode, i915.lvds_channel_mode, int, 0400);
102MODULE_PARM_DESC(lvds_channel_mode,
103 "Specify LVDS channel mode "
104 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
105
106module_param_named_unsafe(lvds_use_ssc, i915.panel_use_ssc, int, 0600);
107MODULE_PARM_DESC(lvds_use_ssc,
108 "Use Spread Spectrum Clock with panels [LVDS/eDP] "
109 "(default: auto from VBT)");
110
111module_param_named_unsafe(vbt_sdvo_panel_type, i915.vbt_sdvo_panel_type, int, 0400);
112MODULE_PARM_DESC(vbt_sdvo_panel_type,
113 "Override/Ignore selection of SDVO panel mode in the VBT "
114 "(-2=ignore, -1=auto [default], index in VBT BIOS table)");
115
116module_param_named_unsafe(reset, i915.reset, bool, 0600);
117MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
118
119#if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR)
120module_param_named(error_capture, i915.error_capture, bool, 0600);
121MODULE_PARM_DESC(error_capture,
122 "Record the GPU state following a hang. "
123 "This information in /sys/class/drm/card<N>/error is vital for "
124 "triaging and debugging hangs.");
125#endif
126
127module_param_named_unsafe(enable_hangcheck, i915.enable_hangcheck, bool, 0644);
128MODULE_PARM_DESC(enable_hangcheck,
129 "Periodically check GPU activity for detecting hangs. "
130 "WARNING: Disabling this can cause system wide hangs. "
131 "(default: true)");
132
133module_param_named_unsafe(enable_ppgtt, i915.enable_ppgtt, int, 0400);
134MODULE_PARM_DESC(enable_ppgtt,
135 "Override PPGTT usage. "
136 "(-1=auto [default], 0=disabled, 1=aliasing, 2=full, 3=full with extended address space)");
137
138module_param_named_unsafe(enable_execlists, i915.enable_execlists, int, 0400);
139MODULE_PARM_DESC(enable_execlists,
140 "Override execlists usage. "
141 "(-1=auto [default], 0=disabled, 1=enabled)");
142
143module_param_named_unsafe(enable_psr, i915.enable_psr, int, 0600);
144MODULE_PARM_DESC(enable_psr, "Enable PSR "
145 "(0=disabled, 1=enabled - link mode chosen per-platform, 2=force link-standby mode, 3=force link-off mode) "
146 "Default: -1 (use per-chip default)");
147
148module_param_named_unsafe(alpha_support, i915.alpha_support, int, 0400);
149MODULE_PARM_DESC(alpha_support,
150 "Enable alpha quality driver support for latest hardware. "
151 "See also CONFIG_DRM_I915_ALPHA_SUPPORT.");
152
153module_param_named_unsafe(disable_power_well, i915.disable_power_well, int, 0400);
154MODULE_PARM_DESC(disable_power_well,
155 "Disable display power wells when possible "
156 "(-1=auto [default], 0=power wells always on, 1=power wells disabled when possible)");
157
158module_param_named_unsafe(enable_ips, i915.enable_ips, int, 0600);
159MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)");
160
161module_param_named(fastboot, i915.fastboot, bool, 0600);
162MODULE_PARM_DESC(fastboot,
163 "Try to skip unnecessary mode sets at boot time (default: false)");
164
165module_param_named_unsafe(prefault_disable, i915.prefault_disable, bool, 0600);
166MODULE_PARM_DESC(prefault_disable,
167 "Disable page prefaulting for pread/pwrite/reloc (default:false). "
168 "For developers only.");
169
170module_param_named_unsafe(load_detect_test, i915.load_detect_test, bool, 0600);
171MODULE_PARM_DESC(load_detect_test,
172 "Force-enable the VGA load detect code for testing (default:false). "
173 "For developers only.");
174
175module_param_named_unsafe(force_reset_modeset_test, i915.force_reset_modeset_test, bool, 0600);
176MODULE_PARM_DESC(force_reset_modeset_test,
177 "Force a modeset during gpu reset for testing (default:false). "
178 "For developers only.");
179
180module_param_named_unsafe(invert_brightness, i915.invert_brightness, int, 0600);
181MODULE_PARM_DESC(invert_brightness,
182 "Invert backlight brightness "
183 "(-1 force normal, 0 machine defaults, 1 force inversion), please "
184 "report PCI device ID, subsystem vendor and subsystem device ID "
185 "to dri-devel@lists.freedesktop.org, if your machine needs it. "
186 "It will then be included in an upcoming module version.");
187
188module_param_named(disable_display, i915.disable_display, bool, 0400);
189MODULE_PARM_DESC(disable_display, "Disable display (default: false)");
190
191module_param_named_unsafe(enable_cmd_parser, i915.enable_cmd_parser, int, 0600);
192MODULE_PARM_DESC(enable_cmd_parser,
193 "Enable command parsing (1=enabled [default], 0=disabled)");
194
195module_param_named_unsafe(use_mmio_flip, i915.use_mmio_flip, int, 0600);
196MODULE_PARM_DESC(use_mmio_flip,
197 "use MMIO flips (-1=never, 0=driver discretion [default], 1=always)");
198
199module_param_named(mmio_debug, i915.mmio_debug, int, 0600);
200MODULE_PARM_DESC(mmio_debug,
201 "Enable the MMIO debug code for the first N failures (default: off). "
202 "This may negatively affect performance.");
203
204module_param_named(verbose_state_checks, i915.verbose_state_checks, bool, 0600);
205MODULE_PARM_DESC(verbose_state_checks,
206 "Enable verbose logs (ie. WARN_ON()) in case of unexpected hw state conditions.");
207
208module_param_named_unsafe(nuclear_pageflip, i915.nuclear_pageflip, bool, 0600);
209MODULE_PARM_DESC(nuclear_pageflip,
210 "Force atomic modeset functionality; asynchronous mode is not yet supported. (default: false).");
211
212/* WA to get away with the default setting in VBT for early platforms.Will be removed */
213module_param_named_unsafe(edp_vswing, i915.edp_vswing, int, 0400);
214MODULE_PARM_DESC(edp_vswing,
215 "Ignore/Override vswing pre-emph table selection from VBT "
216 "(0=use value from vbt [default], 1=low power swing(200mV),"
217 "2=default swing(400mV))");
218
219module_param_named_unsafe(enable_guc_loading, i915.enable_guc_loading, int, 0400);
220MODULE_PARM_DESC(enable_guc_loading,
221 "Enable GuC firmware loading "
222 "(-1=auto, 0=never [default], 1=if available, 2=required)");
223
224module_param_named_unsafe(enable_guc_submission, i915.enable_guc_submission, int, 0400);
225MODULE_PARM_DESC(enable_guc_submission,
226 "Enable GuC submission "
227 "(-1=auto, 0=never [default], 1=if available, 2=required)");
228
229module_param_named(guc_log_level, i915.guc_log_level, int, 0400);
230MODULE_PARM_DESC(guc_log_level,
231 "GuC firmware logging level (-1:disabled (default), 0-3:enabled)");
232
233module_param_named_unsafe(enable_dp_mst, i915.enable_dp_mst, bool, 0600);
234MODULE_PARM_DESC(enable_dp_mst,
235 "Enable multi-stream transport (MST) for new DisplayPort sinks. (default: true)");
236module_param_named_unsafe(inject_load_failure, i915.inject_load_failure, uint, 0400);
237MODULE_PARM_DESC(inject_load_failure,
238 "Force an error after a number of failure check points (0:disabled (default), N:force failure at the Nth failure check point)");
239module_param_named(enable_dpcd_backlight, i915.enable_dpcd_backlight, bool, 0600);
240MODULE_PARM_DESC(enable_dpcd_backlight,
241 "Enable support for DPCD backlight control (default:false)");
242
243module_param_named(enable_gvt, i915.enable_gvt, bool, 0400);
244MODULE_PARM_DESC(enable_gvt,
245 "Enable support for Intel GVT-g graphics virtualization host support(default:false)");