Loading...
1/*
2 * Driver for ICPlus PHYs
3 *
4 * Copyright (c) 2007 Freescale Semiconductor, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 *
11 */
12#include <linux/kernel.h>
13#include <linux/string.h>
14#include <linux/errno.h>
15#include <linux/unistd.h>
16#include <linux/interrupt.h>
17#include <linux/init.h>
18#include <linux/delay.h>
19#include <linux/netdevice.h>
20#include <linux/etherdevice.h>
21#include <linux/skbuff.h>
22#include <linux/spinlock.h>
23#include <linux/mm.h>
24#include <linux/module.h>
25#include <linux/mii.h>
26#include <linux/ethtool.h>
27#include <linux/phy.h>
28
29#include <asm/io.h>
30#include <asm/irq.h>
31#include <asm/uaccess.h>
32
33MODULE_DESCRIPTION("ICPlus IP175C/IC1001 PHY drivers");
34MODULE_AUTHOR("Michael Barkowski");
35MODULE_LICENSE("GPL");
36
37static int ip175c_config_init(struct phy_device *phydev)
38{
39 int err, i;
40 static int full_reset_performed = 0;
41
42 if (full_reset_performed == 0) {
43
44 /* master reset */
45 err = phydev->bus->write(phydev->bus, 30, 0, 0x175c);
46 if (err < 0)
47 return err;
48
49 /* ensure no bus delays overlap reset period */
50 err = phydev->bus->read(phydev->bus, 30, 0);
51
52 /* data sheet specifies reset period is 2 msec */
53 mdelay(2);
54
55 /* enable IP175C mode */
56 err = phydev->bus->write(phydev->bus, 29, 31, 0x175c);
57 if (err < 0)
58 return err;
59
60 /* Set MII0 speed and duplex (in PHY mode) */
61 err = phydev->bus->write(phydev->bus, 29, 22, 0x420);
62 if (err < 0)
63 return err;
64
65 /* reset switch ports */
66 for (i = 0; i < 5; i++) {
67 err = phydev->bus->write(phydev->bus, i,
68 MII_BMCR, BMCR_RESET);
69 if (err < 0)
70 return err;
71 }
72
73 for (i = 0; i < 5; i++)
74 err = phydev->bus->read(phydev->bus, i, MII_BMCR);
75
76 mdelay(2);
77
78 full_reset_performed = 1;
79 }
80
81 if (phydev->addr != 4) {
82 phydev->state = PHY_RUNNING;
83 phydev->speed = SPEED_100;
84 phydev->duplex = DUPLEX_FULL;
85 phydev->link = 1;
86 netif_carrier_on(phydev->attached_dev);
87 }
88
89 return 0;
90}
91
92static int ip1001_config_init(struct phy_device *phydev)
93{
94 int err, value;
95
96 /* Software Reset PHY */
97 value = phy_read(phydev, MII_BMCR);
98 value |= BMCR_RESET;
99 err = phy_write(phydev, MII_BMCR, value);
100 if (err < 0)
101 return err;
102
103 do {
104 value = phy_read(phydev, MII_BMCR);
105 } while (value & BMCR_RESET);
106
107 /* Additional delay (2ns) used to adjust RX clock phase
108 * at GMII/ RGMII interface */
109 value = phy_read(phydev, 16);
110 value |= 0x3;
111
112 return phy_write(phydev, 16, value);
113}
114
115static int ip175c_read_status(struct phy_device *phydev)
116{
117 if (phydev->addr == 4) /* WAN port */
118 genphy_read_status(phydev);
119 else
120 /* Don't need to read status for switch ports */
121 phydev->irq = PHY_IGNORE_INTERRUPT;
122
123 return 0;
124}
125
126static int ip175c_config_aneg(struct phy_device *phydev)
127{
128 if (phydev->addr == 4) /* WAN port */
129 genphy_config_aneg(phydev);
130
131 return 0;
132}
133
134static struct phy_driver ip175c_driver = {
135 .phy_id = 0x02430d80,
136 .name = "ICPlus IP175C",
137 .phy_id_mask = 0x0ffffff0,
138 .features = PHY_BASIC_FEATURES,
139 .config_init = &ip175c_config_init,
140 .config_aneg = &ip175c_config_aneg,
141 .read_status = &ip175c_read_status,
142 .suspend = genphy_suspend,
143 .resume = genphy_resume,
144 .driver = { .owner = THIS_MODULE,},
145};
146
147static struct phy_driver ip1001_driver = {
148 .phy_id = 0x02430d90,
149 .name = "ICPlus IP1001",
150 .phy_id_mask = 0x0ffffff0,
151 .features = PHY_GBIT_FEATURES | SUPPORTED_Pause |
152 SUPPORTED_Asym_Pause,
153 .config_init = &ip1001_config_init,
154 .config_aneg = &genphy_config_aneg,
155 .read_status = &genphy_read_status,
156 .suspend = genphy_suspend,
157 .resume = genphy_resume,
158 .driver = { .owner = THIS_MODULE,},
159};
160
161static int __init icplus_init(void)
162{
163 int ret = 0;
164
165 ret = phy_driver_register(&ip1001_driver);
166 if (ret < 0)
167 return -ENODEV;
168
169 return phy_driver_register(&ip175c_driver);
170}
171
172static void __exit icplus_exit(void)
173{
174 phy_driver_unregister(&ip1001_driver);
175 phy_driver_unregister(&ip175c_driver);
176}
177
178module_init(icplus_init);
179module_exit(icplus_exit);
180
181static struct mdio_device_id __maybe_unused icplus_tbl[] = {
182 { 0x02430d80, 0x0ffffff0 },
183 { 0x02430d90, 0x0ffffff0 },
184 { }
185};
186
187MODULE_DEVICE_TABLE(mdio, icplus_tbl);
1/*
2 * Driver for ICPlus PHYs
3 *
4 * Copyright (c) 2007 Freescale Semiconductor, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 *
11 */
12#include <linux/kernel.h>
13#include <linux/string.h>
14#include <linux/errno.h>
15#include <linux/unistd.h>
16#include <linux/interrupt.h>
17#include <linux/init.h>
18#include <linux/delay.h>
19#include <linux/netdevice.h>
20#include <linux/etherdevice.h>
21#include <linux/skbuff.h>
22#include <linux/spinlock.h>
23#include <linux/mm.h>
24#include <linux/module.h>
25#include <linux/mii.h>
26#include <linux/ethtool.h>
27#include <linux/phy.h>
28
29#include <asm/io.h>
30#include <asm/irq.h>
31#include <asm/uaccess.h>
32
33MODULE_DESCRIPTION("ICPlus IP175C/IP101A/IP101G/IC1001 PHY drivers");
34MODULE_AUTHOR("Michael Barkowski");
35MODULE_LICENSE("GPL");
36
37/* IP101A/G - IP1001 */
38#define IP10XX_SPEC_CTRL_STATUS 16 /* Spec. Control Register */
39#define IP1001_SPEC_CTRL_STATUS_2 20 /* IP1001 Spec. Control Reg 2 */
40#define IP1001_PHASE_SEL_MASK 3 /* IP1001 RX/TXPHASE_SEL */
41#define IP1001_APS_ON 11 /* IP1001 APS Mode bit */
42#define IP101A_G_APS_ON 2 /* IP101A/G APS Mode bit */
43#define IP101A_G_IRQ_CONF_STATUS 0x11 /* Conf Info IRQ & Status Reg */
44#define IP101A_G_IRQ_PIN_USED (1<<15) /* INTR pin used */
45#define IP101A_G_IRQ_DEFAULT IP101A_G_IRQ_PIN_USED
46
47static int ip175c_config_init(struct phy_device *phydev)
48{
49 int err, i;
50 static int full_reset_performed = 0;
51
52 if (full_reset_performed == 0) {
53
54 /* master reset */
55 err = mdiobus_write(phydev->bus, 30, 0, 0x175c);
56 if (err < 0)
57 return err;
58
59 /* ensure no bus delays overlap reset period */
60 err = mdiobus_read(phydev->bus, 30, 0);
61
62 /* data sheet specifies reset period is 2 msec */
63 mdelay(2);
64
65 /* enable IP175C mode */
66 err = mdiobus_write(phydev->bus, 29, 31, 0x175c);
67 if (err < 0)
68 return err;
69
70 /* Set MII0 speed and duplex (in PHY mode) */
71 err = mdiobus_write(phydev->bus, 29, 22, 0x420);
72 if (err < 0)
73 return err;
74
75 /* reset switch ports */
76 for (i = 0; i < 5; i++) {
77 err = mdiobus_write(phydev->bus, i,
78 MII_BMCR, BMCR_RESET);
79 if (err < 0)
80 return err;
81 }
82
83 for (i = 0; i < 5; i++)
84 err = mdiobus_read(phydev->bus, i, MII_BMCR);
85
86 mdelay(2);
87
88 full_reset_performed = 1;
89 }
90
91 if (phydev->addr != 4) {
92 phydev->state = PHY_RUNNING;
93 phydev->speed = SPEED_100;
94 phydev->duplex = DUPLEX_FULL;
95 phydev->link = 1;
96 netif_carrier_on(phydev->attached_dev);
97 }
98
99 return 0;
100}
101
102static int ip1xx_reset(struct phy_device *phydev)
103{
104 int bmcr;
105
106 /* Software Reset PHY */
107 bmcr = phy_read(phydev, MII_BMCR);
108 if (bmcr < 0)
109 return bmcr;
110 bmcr |= BMCR_RESET;
111 bmcr = phy_write(phydev, MII_BMCR, bmcr);
112 if (bmcr < 0)
113 return bmcr;
114
115 do {
116 bmcr = phy_read(phydev, MII_BMCR);
117 if (bmcr < 0)
118 return bmcr;
119 } while (bmcr & BMCR_RESET);
120
121 return 0;
122}
123
124static int ip1001_config_init(struct phy_device *phydev)
125{
126 int c;
127
128 c = ip1xx_reset(phydev);
129 if (c < 0)
130 return c;
131
132 /* Enable Auto Power Saving mode */
133 c = phy_read(phydev, IP1001_SPEC_CTRL_STATUS_2);
134 if (c < 0)
135 return c;
136 c |= IP1001_APS_ON;
137 c = phy_write(phydev, IP1001_SPEC_CTRL_STATUS_2, c);
138 if (c < 0)
139 return c;
140
141 /* INTR pin used: speed/link/duplex will cause an interrupt */
142 c = phy_write(phydev, IP101A_G_IRQ_CONF_STATUS, IP101A_G_IRQ_DEFAULT);
143 if (c < 0)
144 return c;
145
146 if (phydev->interface == PHY_INTERFACE_MODE_RGMII) {
147 /* Additional delay (2ns) used to adjust RX clock phase
148 * at RGMII interface */
149 c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
150 if (c < 0)
151 return c;
152
153 c |= IP1001_PHASE_SEL_MASK;
154 c = phy_write(phydev, IP10XX_SPEC_CTRL_STATUS, c);
155 if (c < 0)
156 return c;
157 }
158
159 return 0;
160}
161
162static int ip101a_g_config_init(struct phy_device *phydev)
163{
164 int c;
165
166 c = ip1xx_reset(phydev);
167 if (c < 0)
168 return c;
169
170 /* Enable Auto Power Saving mode */
171 c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
172 c |= IP101A_G_APS_ON;
173
174 return phy_write(phydev, IP10XX_SPEC_CTRL_STATUS, c);
175}
176
177static int ip175c_read_status(struct phy_device *phydev)
178{
179 if (phydev->addr == 4) /* WAN port */
180 genphy_read_status(phydev);
181 else
182 /* Don't need to read status for switch ports */
183 phydev->irq = PHY_IGNORE_INTERRUPT;
184
185 return 0;
186}
187
188static int ip175c_config_aneg(struct phy_device *phydev)
189{
190 if (phydev->addr == 4) /* WAN port */
191 genphy_config_aneg(phydev);
192
193 return 0;
194}
195
196static int ip101a_g_ack_interrupt(struct phy_device *phydev)
197{
198 int err = phy_read(phydev, IP101A_G_IRQ_CONF_STATUS);
199 if (err < 0)
200 return err;
201
202 return 0;
203}
204
205static struct phy_driver ip175c_driver = {
206 .phy_id = 0x02430d80,
207 .name = "ICPlus IP175C",
208 .phy_id_mask = 0x0ffffff0,
209 .features = PHY_BASIC_FEATURES,
210 .config_init = &ip175c_config_init,
211 .config_aneg = &ip175c_config_aneg,
212 .read_status = &ip175c_read_status,
213 .suspend = genphy_suspend,
214 .resume = genphy_resume,
215 .driver = { .owner = THIS_MODULE,},
216};
217
218static struct phy_driver ip1001_driver = {
219 .phy_id = 0x02430d90,
220 .name = "ICPlus IP1001",
221 .phy_id_mask = 0x0ffffff0,
222 .features = PHY_GBIT_FEATURES | SUPPORTED_Pause |
223 SUPPORTED_Asym_Pause,
224 .config_init = &ip1001_config_init,
225 .config_aneg = &genphy_config_aneg,
226 .read_status = &genphy_read_status,
227 .suspend = genphy_suspend,
228 .resume = genphy_resume,
229 .driver = { .owner = THIS_MODULE,},
230};
231
232static struct phy_driver ip101a_g_driver = {
233 .phy_id = 0x02430c54,
234 .name = "ICPlus IP101A/G",
235 .phy_id_mask = 0x0ffffff0,
236 .features = PHY_BASIC_FEATURES | SUPPORTED_Pause |
237 SUPPORTED_Asym_Pause,
238 .flags = PHY_HAS_INTERRUPT,
239 .ack_interrupt = ip101a_g_ack_interrupt,
240 .config_init = &ip101a_g_config_init,
241 .config_aneg = &genphy_config_aneg,
242 .read_status = &genphy_read_status,
243 .suspend = genphy_suspend,
244 .resume = genphy_resume,
245 .driver = { .owner = THIS_MODULE,},
246};
247
248static int __init icplus_init(void)
249{
250 int ret = 0;
251
252 ret = phy_driver_register(&ip1001_driver);
253 if (ret < 0)
254 return -ENODEV;
255
256 ret = phy_driver_register(&ip101a_g_driver);
257 if (ret < 0)
258 return -ENODEV;
259
260 return phy_driver_register(&ip175c_driver);
261}
262
263static void __exit icplus_exit(void)
264{
265 phy_driver_unregister(&ip1001_driver);
266 phy_driver_unregister(&ip101a_g_driver);
267 phy_driver_unregister(&ip175c_driver);
268}
269
270module_init(icplus_init);
271module_exit(icplus_exit);
272
273static struct mdio_device_id __maybe_unused icplus_tbl[] = {
274 { 0x02430d80, 0x0ffffff0 },
275 { 0x02430d90, 0x0ffffff0 },
276 { 0x02430c54, 0x0ffffff0 },
277 { }
278};
279
280MODULE_DEVICE_TABLE(mdio, icplus_tbl);