Loading...
1/*
2 * Low-Level PCI Access for i386 machines
3 *
4 * Copyright 1993, 1994 Drew Eckhardt
5 * Visionary Computing
6 * (Unix and Linux consulting and custom programming)
7 * Drew@Colorado.EDU
8 * +1 (303) 786-7975
9 *
10 * Drew's work was sponsored by:
11 * iX Multiuser Multitasking Magazine
12 * Hannover, Germany
13 * hm@ix.de
14 *
15 * Copyright 1997--2000 Martin Mares <mj@ucw.cz>
16 *
17 * For more information, please consult the following manuals (look at
18 * http://www.pcisig.com/ for how to get them):
19 *
20 * PCI BIOS Specification
21 * PCI Local Bus Specification
22 * PCI to PCI Bridge Specification
23 * PCI System Design Guide
24 *
25 */
26
27#include <linux/types.h>
28#include <linux/kernel.h>
29#include <linux/pci.h>
30#include <linux/init.h>
31#include <linux/ioport.h>
32#include <linux/errno.h>
33#include <linux/bootmem.h>
34
35#include <asm/pat.h>
36#include <asm/e820.h>
37#include <asm/pci_x86.h>
38#include <asm/io_apic.h>
39
40
41static int
42skip_isa_ioresource_align(struct pci_dev *dev) {
43
44 if ((pci_probe & PCI_CAN_SKIP_ISA_ALIGN) &&
45 !(dev->bus->bridge_ctl & PCI_BRIDGE_CTL_ISA))
46 return 1;
47 return 0;
48}
49
50/*
51 * We need to avoid collisions with `mirrored' VGA ports
52 * and other strange ISA hardware, so we always want the
53 * addresses to be allocated in the 0x000-0x0ff region
54 * modulo 0x400.
55 *
56 * Why? Because some silly external IO cards only decode
57 * the low 10 bits of the IO address. The 0x00-0xff region
58 * is reserved for motherboard devices that decode all 16
59 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
60 * but we want to try to avoid allocating at 0x2900-0x2bff
61 * which might have be mirrored at 0x0100-0x03ff..
62 */
63resource_size_t
64pcibios_align_resource(void *data, const struct resource *res,
65 resource_size_t size, resource_size_t align)
66{
67 struct pci_dev *dev = data;
68 resource_size_t start = res->start;
69
70 if (res->flags & IORESOURCE_IO) {
71 if (skip_isa_ioresource_align(dev))
72 return start;
73 if (start & 0x300)
74 start = (start + 0x3ff) & ~0x3ff;
75 }
76 return start;
77}
78EXPORT_SYMBOL(pcibios_align_resource);
79
80/*
81 * Handle resources of PCI devices. If the world were perfect, we could
82 * just allocate all the resource regions and do nothing more. It isn't.
83 * On the other hand, we cannot just re-allocate all devices, as it would
84 * require us to know lots of host bridge internals. So we attempt to
85 * keep as much of the original configuration as possible, but tweak it
86 * when it's found to be wrong.
87 *
88 * Known BIOS problems we have to work around:
89 * - I/O or memory regions not configured
90 * - regions configured, but not enabled in the command register
91 * - bogus I/O addresses above 64K used
92 * - expansion ROMs left enabled (this may sound harmless, but given
93 * the fact the PCI specs explicitly allow address decoders to be
94 * shared between expansion ROMs and other resource regions, it's
95 * at least dangerous)
96 * - bad resource sizes or overlaps with other regions
97 *
98 * Our solution:
99 * (1) Allocate resources for all buses behind PCI-to-PCI bridges.
100 * This gives us fixed barriers on where we can allocate.
101 * (2) Allocate resources for all enabled devices. If there is
102 * a collision, just mark the resource as unallocated. Also
103 * disable expansion ROMs during this step.
104 * (3) Try to allocate resources for disabled devices. If the
105 * resources were assigned correctly, everything goes well,
106 * if they weren't, they won't disturb allocation of other
107 * resources.
108 * (4) Assign new addresses to resources which were either
109 * not configured at all or misconfigured. If explicitly
110 * requested by the user, configure expansion ROM address
111 * as well.
112 */
113
114static void __init pcibios_allocate_bus_resources(struct list_head *bus_list)
115{
116 struct pci_bus *bus;
117 struct pci_dev *dev;
118 int idx;
119 struct resource *r;
120
121 /* Depth-First Search on bus tree */
122 list_for_each_entry(bus, bus_list, node) {
123 if ((dev = bus->self)) {
124 for (idx = PCI_BRIDGE_RESOURCES;
125 idx < PCI_NUM_RESOURCES; idx++) {
126 r = &dev->resource[idx];
127 if (!r->flags)
128 continue;
129 if (!r->start ||
130 pci_claim_resource(dev, idx) < 0) {
131 /*
132 * Something is wrong with the region.
133 * Invalidate the resource to prevent
134 * child resource allocations in this
135 * range.
136 */
137 r->start = r->end = 0;
138 r->flags = 0;
139 }
140 }
141 }
142 pcibios_allocate_bus_resources(&bus->children);
143 }
144}
145
146struct pci_check_idx_range {
147 int start;
148 int end;
149};
150
151static void __init pcibios_allocate_resources(int pass)
152{
153 struct pci_dev *dev = NULL;
154 int idx, disabled, i;
155 u16 command;
156 struct resource *r;
157
158 struct pci_check_idx_range idx_range[] = {
159 { PCI_STD_RESOURCES, PCI_STD_RESOURCE_END },
160#ifdef CONFIG_PCI_IOV
161 { PCI_IOV_RESOURCES, PCI_IOV_RESOURCE_END },
162#endif
163 };
164
165 for_each_pci_dev(dev) {
166 pci_read_config_word(dev, PCI_COMMAND, &command);
167 for (i = 0; i < ARRAY_SIZE(idx_range); i++)
168 for (idx = idx_range[i].start; idx <= idx_range[i].end; idx++) {
169 r = &dev->resource[idx];
170 if (r->parent) /* Already allocated */
171 continue;
172 if (!r->start) /* Address not assigned at all */
173 continue;
174 if (r->flags & IORESOURCE_IO)
175 disabled = !(command & PCI_COMMAND_IO);
176 else
177 disabled = !(command & PCI_COMMAND_MEMORY);
178 if (pass == disabled) {
179 dev_dbg(&dev->dev,
180 "BAR %d: reserving %pr (d=%d, p=%d)\n",
181 idx, r, disabled, pass);
182 if (pci_claim_resource(dev, idx) < 0) {
183 /* We'll assign a new address later */
184 dev->fw_addr[idx] = r->start;
185 r->end -= r->start;
186 r->start = 0;
187 }
188 }
189 }
190 if (!pass) {
191 r = &dev->resource[PCI_ROM_RESOURCE];
192 if (r->flags & IORESOURCE_ROM_ENABLE) {
193 /* Turn the ROM off, leave the resource region,
194 * but keep it unregistered. */
195 u32 reg;
196 dev_dbg(&dev->dev, "disabling ROM %pR\n", r);
197 r->flags &= ~IORESOURCE_ROM_ENABLE;
198 pci_read_config_dword(dev,
199 dev->rom_base_reg, ®);
200 pci_write_config_dword(dev, dev->rom_base_reg,
201 reg & ~PCI_ROM_ADDRESS_ENABLE);
202 }
203 }
204 }
205}
206
207static int __init pcibios_assign_resources(void)
208{
209 struct pci_dev *dev = NULL;
210 struct resource *r;
211
212 if (!(pci_probe & PCI_ASSIGN_ROMS)) {
213 /*
214 * Try to use BIOS settings for ROMs, otherwise let
215 * pci_assign_unassigned_resources() allocate the new
216 * addresses.
217 */
218 for_each_pci_dev(dev) {
219 r = &dev->resource[PCI_ROM_RESOURCE];
220 if (!r->flags || !r->start)
221 continue;
222 if (pci_claim_resource(dev, PCI_ROM_RESOURCE) < 0) {
223 r->end -= r->start;
224 r->start = 0;
225 }
226 }
227 }
228
229 pci_assign_unassigned_resources();
230
231 return 0;
232}
233
234void __init pcibios_resource_survey(void)
235{
236 DBG("PCI: Allocating resources\n");
237 pcibios_allocate_bus_resources(&pci_root_buses);
238 pcibios_allocate_resources(0);
239 pcibios_allocate_resources(1);
240
241 e820_reserve_resources_late();
242 /*
243 * Insert the IO APIC resources after PCI initialization has
244 * occurred to handle IO APICS that are mapped in on a BAR in
245 * PCI space, but before trying to assign unassigned pci res.
246 */
247 ioapic_insert_resources();
248}
249
250/**
251 * called in fs_initcall (one below subsys_initcall),
252 * give a chance for motherboard reserve resources
253 */
254fs_initcall(pcibios_assign_resources);
255
256/*
257 * If we set up a device for bus mastering, we need to check the latency
258 * timer as certain crappy BIOSes forget to set it properly.
259 */
260unsigned int pcibios_max_latency = 255;
261
262void pcibios_set_master(struct pci_dev *dev)
263{
264 u8 lat;
265 pci_read_config_byte(dev, PCI_LATENCY_TIMER, &lat);
266 if (lat < 16)
267 lat = (64 <= pcibios_max_latency) ? 64 : pcibios_max_latency;
268 else if (lat > pcibios_max_latency)
269 lat = pcibios_max_latency;
270 else
271 return;
272 dev_printk(KERN_DEBUG, &dev->dev, "setting latency timer to %d\n", lat);
273 pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat);
274}
275
276static const struct vm_operations_struct pci_mmap_ops = {
277 .access = generic_access_phys,
278};
279
280int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
281 enum pci_mmap_state mmap_state, int write_combine)
282{
283 unsigned long prot;
284
285 /* I/O space cannot be accessed via normal processor loads and
286 * stores on this platform.
287 */
288 if (mmap_state == pci_mmap_io)
289 return -EINVAL;
290
291 prot = pgprot_val(vma->vm_page_prot);
292
293 /*
294 * Return error if pat is not enabled and write_combine is requested.
295 * Caller can followup with UC MINUS request and add a WC mtrr if there
296 * is a free mtrr slot.
297 */
298 if (!pat_enabled && write_combine)
299 return -EINVAL;
300
301 if (pat_enabled && write_combine)
302 prot |= _PAGE_CACHE_WC;
303 else if (pat_enabled || boot_cpu_data.x86 > 3)
304 /*
305 * ioremap() and ioremap_nocache() defaults to UC MINUS for now.
306 * To avoid attribute conflicts, request UC MINUS here
307 * as well.
308 */
309 prot |= _PAGE_CACHE_UC_MINUS;
310
311 prot |= _PAGE_IOMAP; /* creating a mapping for IO */
312
313 vma->vm_page_prot = __pgprot(prot);
314
315 if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
316 vma->vm_end - vma->vm_start,
317 vma->vm_page_prot))
318 return -EAGAIN;
319
320 vma->vm_ops = &pci_mmap_ops;
321
322 return 0;
323}
1/*
2 * Low-Level PCI Access for i386 machines
3 *
4 * Copyright 1993, 1994 Drew Eckhardt
5 * Visionary Computing
6 * (Unix and Linux consulting and custom programming)
7 * Drew@Colorado.EDU
8 * +1 (303) 786-7975
9 *
10 * Drew's work was sponsored by:
11 * iX Multiuser Multitasking Magazine
12 * Hannover, Germany
13 * hm@ix.de
14 *
15 * Copyright 1997--2000 Martin Mares <mj@ucw.cz>
16 *
17 * For more information, please consult the following manuals (look at
18 * http://www.pcisig.com/ for how to get them):
19 *
20 * PCI BIOS Specification
21 * PCI Local Bus Specification
22 * PCI to PCI Bridge Specification
23 * PCI System Design Guide
24 *
25 */
26
27#include <linux/types.h>
28#include <linux/kernel.h>
29#include <linux/export.h>
30#include <linux/pci.h>
31#include <linux/init.h>
32#include <linux/ioport.h>
33#include <linux/errno.h>
34#include <linux/bootmem.h>
35
36#include <asm/pat.h>
37#include <asm/e820.h>
38#include <asm/pci_x86.h>
39#include <asm/io_apic.h>
40
41
42/*
43 * This list of dynamic mappings is for temporarily maintaining
44 * original BIOS BAR addresses for possible reinstatement.
45 */
46struct pcibios_fwaddrmap {
47 struct list_head list;
48 struct pci_dev *dev;
49 resource_size_t fw_addr[DEVICE_COUNT_RESOURCE];
50};
51
52static LIST_HEAD(pcibios_fwaddrmappings);
53static DEFINE_SPINLOCK(pcibios_fwaddrmap_lock);
54
55/* Must be called with 'pcibios_fwaddrmap_lock' lock held. */
56static struct pcibios_fwaddrmap *pcibios_fwaddrmap_lookup(struct pci_dev *dev)
57{
58 struct pcibios_fwaddrmap *map;
59
60 WARN_ON_SMP(!spin_is_locked(&pcibios_fwaddrmap_lock));
61
62 list_for_each_entry(map, &pcibios_fwaddrmappings, list)
63 if (map->dev == dev)
64 return map;
65
66 return NULL;
67}
68
69static void
70pcibios_save_fw_addr(struct pci_dev *dev, int idx, resource_size_t fw_addr)
71{
72 unsigned long flags;
73 struct pcibios_fwaddrmap *map;
74
75 spin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);
76 map = pcibios_fwaddrmap_lookup(dev);
77 if (!map) {
78 spin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);
79 map = kzalloc(sizeof(*map), GFP_KERNEL);
80 if (!map)
81 return;
82
83 map->dev = pci_dev_get(dev);
84 map->fw_addr[idx] = fw_addr;
85 INIT_LIST_HEAD(&map->list);
86
87 spin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);
88 list_add_tail(&map->list, &pcibios_fwaddrmappings);
89 } else
90 map->fw_addr[idx] = fw_addr;
91 spin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);
92}
93
94resource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx)
95{
96 unsigned long flags;
97 struct pcibios_fwaddrmap *map;
98 resource_size_t fw_addr = 0;
99
100 spin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);
101 map = pcibios_fwaddrmap_lookup(dev);
102 if (map)
103 fw_addr = map->fw_addr[idx];
104 spin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);
105
106 return fw_addr;
107}
108
109static void pcibios_fw_addr_list_del(void)
110{
111 unsigned long flags;
112 struct pcibios_fwaddrmap *entry, *next;
113
114 spin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);
115 list_for_each_entry_safe(entry, next, &pcibios_fwaddrmappings, list) {
116 list_del(&entry->list);
117 pci_dev_put(entry->dev);
118 kfree(entry);
119 }
120 spin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);
121}
122
123static int
124skip_isa_ioresource_align(struct pci_dev *dev) {
125
126 if ((pci_probe & PCI_CAN_SKIP_ISA_ALIGN) &&
127 !(dev->bus->bridge_ctl & PCI_BRIDGE_CTL_ISA))
128 return 1;
129 return 0;
130}
131
132/*
133 * We need to avoid collisions with `mirrored' VGA ports
134 * and other strange ISA hardware, so we always want the
135 * addresses to be allocated in the 0x000-0x0ff region
136 * modulo 0x400.
137 *
138 * Why? Because some silly external IO cards only decode
139 * the low 10 bits of the IO address. The 0x00-0xff region
140 * is reserved for motherboard devices that decode all 16
141 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
142 * but we want to try to avoid allocating at 0x2900-0x2bff
143 * which might have be mirrored at 0x0100-0x03ff..
144 */
145resource_size_t
146pcibios_align_resource(void *data, const struct resource *res,
147 resource_size_t size, resource_size_t align)
148{
149 struct pci_dev *dev = data;
150 resource_size_t start = res->start;
151
152 if (res->flags & IORESOURCE_IO) {
153 if (skip_isa_ioresource_align(dev))
154 return start;
155 if (start & 0x300)
156 start = (start + 0x3ff) & ~0x3ff;
157 }
158 return start;
159}
160EXPORT_SYMBOL(pcibios_align_resource);
161
162/*
163 * Handle resources of PCI devices. If the world were perfect, we could
164 * just allocate all the resource regions and do nothing more. It isn't.
165 * On the other hand, we cannot just re-allocate all devices, as it would
166 * require us to know lots of host bridge internals. So we attempt to
167 * keep as much of the original configuration as possible, but tweak it
168 * when it's found to be wrong.
169 *
170 * Known BIOS problems we have to work around:
171 * - I/O or memory regions not configured
172 * - regions configured, but not enabled in the command register
173 * - bogus I/O addresses above 64K used
174 * - expansion ROMs left enabled (this may sound harmless, but given
175 * the fact the PCI specs explicitly allow address decoders to be
176 * shared between expansion ROMs and other resource regions, it's
177 * at least dangerous)
178 * - bad resource sizes or overlaps with other regions
179 *
180 * Our solution:
181 * (1) Allocate resources for all buses behind PCI-to-PCI bridges.
182 * This gives us fixed barriers on where we can allocate.
183 * (2) Allocate resources for all enabled devices. If there is
184 * a collision, just mark the resource as unallocated. Also
185 * disable expansion ROMs during this step.
186 * (3) Try to allocate resources for disabled devices. If the
187 * resources were assigned correctly, everything goes well,
188 * if they weren't, they won't disturb allocation of other
189 * resources.
190 * (4) Assign new addresses to resources which were either
191 * not configured at all or misconfigured. If explicitly
192 * requested by the user, configure expansion ROM address
193 * as well.
194 */
195
196static void __init pcibios_allocate_bus_resources(struct list_head *bus_list)
197{
198 struct pci_bus *bus;
199 struct pci_dev *dev;
200 int idx;
201 struct resource *r;
202
203 /* Depth-First Search on bus tree */
204 list_for_each_entry(bus, bus_list, node) {
205 if ((dev = bus->self)) {
206 for (idx = PCI_BRIDGE_RESOURCES;
207 idx < PCI_NUM_RESOURCES; idx++) {
208 r = &dev->resource[idx];
209 if (!r->flags)
210 continue;
211 if (!r->start ||
212 pci_claim_resource(dev, idx) < 0) {
213 /*
214 * Something is wrong with the region.
215 * Invalidate the resource to prevent
216 * child resource allocations in this
217 * range.
218 */
219 r->start = r->end = 0;
220 r->flags = 0;
221 }
222 }
223 }
224 pcibios_allocate_bus_resources(&bus->children);
225 }
226}
227
228struct pci_check_idx_range {
229 int start;
230 int end;
231};
232
233static void __init pcibios_allocate_resources(int pass)
234{
235 struct pci_dev *dev = NULL;
236 int idx, disabled, i;
237 u16 command;
238 struct resource *r;
239
240 struct pci_check_idx_range idx_range[] = {
241 { PCI_STD_RESOURCES, PCI_STD_RESOURCE_END },
242#ifdef CONFIG_PCI_IOV
243 { PCI_IOV_RESOURCES, PCI_IOV_RESOURCE_END },
244#endif
245 };
246
247 for_each_pci_dev(dev) {
248 pci_read_config_word(dev, PCI_COMMAND, &command);
249 for (i = 0; i < ARRAY_SIZE(idx_range); i++)
250 for (idx = idx_range[i].start; idx <= idx_range[i].end; idx++) {
251 r = &dev->resource[idx];
252 if (r->parent) /* Already allocated */
253 continue;
254 if (!r->start) /* Address not assigned at all */
255 continue;
256 if (r->flags & IORESOURCE_IO)
257 disabled = !(command & PCI_COMMAND_IO);
258 else
259 disabled = !(command & PCI_COMMAND_MEMORY);
260 if (pass == disabled) {
261 dev_dbg(&dev->dev,
262 "BAR %d: reserving %pr (d=%d, p=%d)\n",
263 idx, r, disabled, pass);
264 if (pci_claim_resource(dev, idx) < 0) {
265 /* We'll assign a new address later */
266 pcibios_save_fw_addr(dev,
267 idx, r->start);
268 r->end -= r->start;
269 r->start = 0;
270 }
271 }
272 }
273 if (!pass) {
274 r = &dev->resource[PCI_ROM_RESOURCE];
275 if (r->flags & IORESOURCE_ROM_ENABLE) {
276 /* Turn the ROM off, leave the resource region,
277 * but keep it unregistered. */
278 u32 reg;
279 dev_dbg(&dev->dev, "disabling ROM %pR\n", r);
280 r->flags &= ~IORESOURCE_ROM_ENABLE;
281 pci_read_config_dword(dev,
282 dev->rom_base_reg, ®);
283 pci_write_config_dword(dev, dev->rom_base_reg,
284 reg & ~PCI_ROM_ADDRESS_ENABLE);
285 }
286 }
287 }
288}
289
290static int __init pcibios_assign_resources(void)
291{
292 struct pci_dev *dev = NULL;
293 struct resource *r;
294
295 if (!(pci_probe & PCI_ASSIGN_ROMS)) {
296 /*
297 * Try to use BIOS settings for ROMs, otherwise let
298 * pci_assign_unassigned_resources() allocate the new
299 * addresses.
300 */
301 for_each_pci_dev(dev) {
302 r = &dev->resource[PCI_ROM_RESOURCE];
303 if (!r->flags || !r->start)
304 continue;
305 if (pci_claim_resource(dev, PCI_ROM_RESOURCE) < 0) {
306 r->end -= r->start;
307 r->start = 0;
308 }
309 }
310 }
311
312 pci_assign_unassigned_resources();
313 pcibios_fw_addr_list_del();
314
315 return 0;
316}
317
318void __init pcibios_resource_survey(void)
319{
320 DBG("PCI: Allocating resources\n");
321 pcibios_allocate_bus_resources(&pci_root_buses);
322 pcibios_allocate_resources(0);
323 pcibios_allocate_resources(1);
324
325 e820_reserve_resources_late();
326 /*
327 * Insert the IO APIC resources after PCI initialization has
328 * occurred to handle IO APICS that are mapped in on a BAR in
329 * PCI space, but before trying to assign unassigned pci res.
330 */
331 ioapic_insert_resources();
332}
333
334/**
335 * called in fs_initcall (one below subsys_initcall),
336 * give a chance for motherboard reserve resources
337 */
338fs_initcall(pcibios_assign_resources);
339
340static const struct vm_operations_struct pci_mmap_ops = {
341 .access = generic_access_phys,
342};
343
344int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
345 enum pci_mmap_state mmap_state, int write_combine)
346{
347 unsigned long prot;
348
349 /* I/O space cannot be accessed via normal processor loads and
350 * stores on this platform.
351 */
352 if (mmap_state == pci_mmap_io)
353 return -EINVAL;
354
355 prot = pgprot_val(vma->vm_page_prot);
356
357 /*
358 * Return error if pat is not enabled and write_combine is requested.
359 * Caller can followup with UC MINUS request and add a WC mtrr if there
360 * is a free mtrr slot.
361 */
362 if (!pat_enabled && write_combine)
363 return -EINVAL;
364
365 if (pat_enabled && write_combine)
366 prot |= _PAGE_CACHE_WC;
367 else if (pat_enabled || boot_cpu_data.x86 > 3)
368 /*
369 * ioremap() and ioremap_nocache() defaults to UC MINUS for now.
370 * To avoid attribute conflicts, request UC MINUS here
371 * as well.
372 */
373 prot |= _PAGE_CACHE_UC_MINUS;
374
375 prot |= _PAGE_IOMAP; /* creating a mapping for IO */
376
377 vma->vm_page_prot = __pgprot(prot);
378
379 if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
380 vma->vm_end - vma->vm_start,
381 vma->vm_page_prot))
382 return -EAGAIN;
383
384 vma->vm_ops = &pci_mmap_ops;
385
386 return 0;
387}