Loading...
1/* Generic I/O port emulation, based on MN10300 code
2 *
3 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
4 * Written by David Howells (dhowells@redhat.com)
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public Licence
8 * as published by the Free Software Foundation; either version
9 * 2 of the Licence, or (at your option) any later version.
10 */
11#ifndef __ASM_GENERIC_IO_H
12#define __ASM_GENERIC_IO_H
13
14#include <asm/page.h> /* I/O is all done through memory accesses */
15#include <asm/cacheflush.h>
16#include <linux/types.h>
17
18#ifdef CONFIG_GENERIC_IOMAP
19#include <asm-generic/iomap.h>
20#endif
21
22#ifndef mmiowb
23#define mmiowb() do {} while (0)
24#endif
25
26/*****************************************************************************/
27/*
28 * readX/writeX() are used to access memory mapped devices. On some
29 * architectures the memory mapped IO stuff needs to be accessed
30 * differently. On the simple architectures, we just read/write the
31 * memory location directly.
32 */
33#ifndef __raw_readb
34static inline u8 __raw_readb(const volatile void __iomem *addr)
35{
36 return *(const volatile u8 __force *) addr;
37}
38#endif
39
40#ifndef __raw_readw
41static inline u16 __raw_readw(const volatile void __iomem *addr)
42{
43 return *(const volatile u16 __force *) addr;
44}
45#endif
46
47#ifndef __raw_readl
48static inline u32 __raw_readl(const volatile void __iomem *addr)
49{
50 return *(const volatile u32 __force *) addr;
51}
52#endif
53
54#define readb __raw_readb
55#define readw(addr) __le16_to_cpu(__raw_readw(addr))
56#define readl(addr) __le32_to_cpu(__raw_readl(addr))
57
58#ifndef __raw_writeb
59static inline void __raw_writeb(u8 b, volatile void __iomem *addr)
60{
61 *(volatile u8 __force *) addr = b;
62}
63#endif
64
65#ifndef __raw_writew
66static inline void __raw_writew(u16 b, volatile void __iomem *addr)
67{
68 *(volatile u16 __force *) addr = b;
69}
70#endif
71
72#ifndef __raw_writel
73static inline void __raw_writel(u32 b, volatile void __iomem *addr)
74{
75 *(volatile u32 __force *) addr = b;
76}
77#endif
78
79#define writeb __raw_writeb
80#define writew(b,addr) __raw_writew(__cpu_to_le16(b),addr)
81#define writel(b,addr) __raw_writel(__cpu_to_le32(b),addr)
82
83#ifdef CONFIG_64BIT
84static inline u64 __raw_readq(const volatile void __iomem *addr)
85{
86 return *(const volatile u64 __force *) addr;
87}
88#define readq(addr) __le64_to_cpu(__raw_readq(addr))
89
90static inline void __raw_writeq(u64 b, volatile void __iomem *addr)
91{
92 *(volatile u64 __force *) addr = b;
93}
94#define writeq(b,addr) __raw_writeq(__cpu_to_le64(b),addr)
95#endif
96
97#ifndef PCI_IOBASE
98#define PCI_IOBASE ((void __iomem *) 0)
99#endif
100
101/*****************************************************************************/
102/*
103 * traditional input/output functions
104 */
105
106static inline u8 inb(unsigned long addr)
107{
108 return readb(addr + PCI_IOBASE);
109}
110
111static inline u16 inw(unsigned long addr)
112{
113 return readw(addr + PCI_IOBASE);
114}
115
116static inline u32 inl(unsigned long addr)
117{
118 return readl(addr + PCI_IOBASE);
119}
120
121static inline void outb(u8 b, unsigned long addr)
122{
123 writeb(b, addr + PCI_IOBASE);
124}
125
126static inline void outw(u16 b, unsigned long addr)
127{
128 writew(b, addr + PCI_IOBASE);
129}
130
131static inline void outl(u32 b, unsigned long addr)
132{
133 writel(b, addr + PCI_IOBASE);
134}
135
136#define inb_p(addr) inb(addr)
137#define inw_p(addr) inw(addr)
138#define inl_p(addr) inl(addr)
139#define outb_p(x, addr) outb((x), (addr))
140#define outw_p(x, addr) outw((x), (addr))
141#define outl_p(x, addr) outl((x), (addr))
142
143#ifndef insb
144static inline void insb(unsigned long addr, void *buffer, int count)
145{
146 if (count) {
147 u8 *buf = buffer;
148 do {
149 u8 x = inb(addr);
150 *buf++ = x;
151 } while (--count);
152 }
153}
154#endif
155
156#ifndef insw
157static inline void insw(unsigned long addr, void *buffer, int count)
158{
159 if (count) {
160 u16 *buf = buffer;
161 do {
162 u16 x = inw(addr);
163 *buf++ = x;
164 } while (--count);
165 }
166}
167#endif
168
169#ifndef insl
170static inline void insl(unsigned long addr, void *buffer, int count)
171{
172 if (count) {
173 u32 *buf = buffer;
174 do {
175 u32 x = inl(addr);
176 *buf++ = x;
177 } while (--count);
178 }
179}
180#endif
181
182#ifndef outsb
183static inline void outsb(unsigned long addr, const void *buffer, int count)
184{
185 if (count) {
186 const u8 *buf = buffer;
187 do {
188 outb(*buf++, addr);
189 } while (--count);
190 }
191}
192#endif
193
194#ifndef outsw
195static inline void outsw(unsigned long addr, const void *buffer, int count)
196{
197 if (count) {
198 const u16 *buf = buffer;
199 do {
200 outw(*buf++, addr);
201 } while (--count);
202 }
203}
204#endif
205
206#ifndef outsl
207static inline void outsl(unsigned long addr, const void *buffer, int count)
208{
209 if (count) {
210 const u32 *buf = buffer;
211 do {
212 outl(*buf++, addr);
213 } while (--count);
214 }
215}
216#endif
217
218static inline void readsl(const void __iomem *addr, void *buf, int len)
219{
220 insl(addr - PCI_IOBASE, buf, len);
221}
222
223static inline void readsw(const void __iomem *addr, void *buf, int len)
224{
225 insw(addr - PCI_IOBASE, buf, len);
226}
227
228static inline void readsb(const void __iomem *addr, void *buf, int len)
229{
230 insb(addr - PCI_IOBASE, buf, len);
231}
232
233static inline void writesl(const void __iomem *addr, const void *buf, int len)
234{
235 outsl(addr - PCI_IOBASE, buf, len);
236}
237
238static inline void writesw(const void __iomem *addr, const void *buf, int len)
239{
240 outsw(addr - PCI_IOBASE, buf, len);
241}
242
243static inline void writesb(const void __iomem *addr, const void *buf, int len)
244{
245 outsb(addr - PCI_IOBASE, buf, len);
246}
247
248#ifndef CONFIG_GENERIC_IOMAP
249#define ioread8(addr) readb(addr)
250#define ioread16(addr) readw(addr)
251#define ioread16be(addr) be16_to_cpu(ioread16(addr))
252#define ioread32(addr) readl(addr)
253#define ioread32be(addr) be32_to_cpu(ioread32(addr))
254
255#define iowrite8(v, addr) writeb((v), (addr))
256#define iowrite16(v, addr) writew((v), (addr))
257#define iowrite16be(v, addr) iowrite16(be16_to_cpu(v), (addr))
258#define iowrite32(v, addr) writel((v), (addr))
259#define iowrite32be(v, addr) iowrite32(be32_to_cpu(v), (addr))
260
261#define ioread8_rep(p, dst, count) \
262 insb((unsigned long) (p), (dst), (count))
263#define ioread16_rep(p, dst, count) \
264 insw((unsigned long) (p), (dst), (count))
265#define ioread32_rep(p, dst, count) \
266 insl((unsigned long) (p), (dst), (count))
267
268#define iowrite8_rep(p, src, count) \
269 outsb((unsigned long) (p), (src), (count))
270#define iowrite16_rep(p, src, count) \
271 outsw((unsigned long) (p), (src), (count))
272#define iowrite32_rep(p, src, count) \
273 outsl((unsigned long) (p), (src), (count))
274#endif /* CONFIG_GENERIC_IOMAP */
275
276#ifndef IO_SPACE_LIMIT
277#define IO_SPACE_LIMIT 0xffff
278#endif
279
280#ifdef __KERNEL__
281
282#include <linux/vmalloc.h>
283#define __io_virt(x) ((void __force *) (x))
284
285#ifndef CONFIG_GENERIC_IOMAP
286/* Create a virtual mapping cookie for a PCI BAR (memory or IO) */
287struct pci_dev;
288extern void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long max);
289static inline void pci_iounmap(struct pci_dev *dev, void __iomem *p)
290{
291}
292#endif /* CONFIG_GENERIC_IOMAP */
293
294/*
295 * Change virtual addresses to physical addresses and vv.
296 * These are pretty trivial
297 */
298static inline unsigned long virt_to_phys(volatile void *address)
299{
300 return __pa((unsigned long)address);
301}
302
303static inline void *phys_to_virt(unsigned long address)
304{
305 return __va(address);
306}
307
308/*
309 * Change "struct page" to physical address.
310 *
311 * This implementation is for the no-MMU case only... if you have an MMU
312 * you'll need to provide your own definitions.
313 */
314#ifndef CONFIG_MMU
315static inline void __iomem *ioremap(phys_addr_t offset, unsigned long size)
316{
317 return (void __iomem*) (unsigned long)offset;
318}
319
320#define __ioremap(offset, size, flags) ioremap(offset, size)
321
322#ifndef ioremap_nocache
323#define ioremap_nocache ioremap
324#endif
325
326#ifndef ioremap_wc
327#define ioremap_wc ioremap_nocache
328#endif
329
330static inline void iounmap(void *addr)
331{
332}
333#endif /* CONFIG_MMU */
334
335#ifdef CONFIG_HAS_IOPORT
336#ifndef CONFIG_GENERIC_IOMAP
337static inline void __iomem *ioport_map(unsigned long port, unsigned int nr)
338{
339 return (void __iomem *) port;
340}
341
342static inline void ioport_unmap(void __iomem *p)
343{
344}
345#else /* CONFIG_GENERIC_IOMAP */
346extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
347extern void ioport_unmap(void __iomem *p);
348#endif /* CONFIG_GENERIC_IOMAP */
349#endif /* CONFIG_HAS_IOPORT */
350
351#define xlate_dev_kmem_ptr(p) p
352#define xlate_dev_mem_ptr(p) __va(p)
353
354#ifndef virt_to_bus
355static inline unsigned long virt_to_bus(volatile void *address)
356{
357 return ((unsigned long) address);
358}
359
360static inline void *bus_to_virt(unsigned long address)
361{
362 return (void *) address;
363}
364#endif
365
366#define memset_io(a, b, c) memset(__io_virt(a), (b), (c))
367#define memcpy_fromio(a, b, c) memcpy((a), __io_virt(b), (c))
368#define memcpy_toio(a, b, c) memcpy(__io_virt(a), (b), (c))
369
370#endif /* __KERNEL__ */
371
372#endif /* __ASM_GENERIC_IO_H */
1/* Generic I/O port emulation, based on MN10300 code
2 *
3 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
4 * Written by David Howells (dhowells@redhat.com)
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public Licence
8 * as published by the Free Software Foundation; either version
9 * 2 of the Licence, or (at your option) any later version.
10 */
11#ifndef __ASM_GENERIC_IO_H
12#define __ASM_GENERIC_IO_H
13
14#include <asm/page.h> /* I/O is all done through memory accesses */
15#include <asm/cacheflush.h>
16#include <linux/types.h>
17
18#ifdef CONFIG_GENERIC_IOMAP
19#include <asm-generic/iomap.h>
20#endif
21
22#include <asm-generic/pci_iomap.h>
23
24#ifndef mmiowb
25#define mmiowb() do {} while (0)
26#endif
27
28/*****************************************************************************/
29/*
30 * readX/writeX() are used to access memory mapped devices. On some
31 * architectures the memory mapped IO stuff needs to be accessed
32 * differently. On the simple architectures, we just read/write the
33 * memory location directly.
34 */
35#ifndef __raw_readb
36static inline u8 __raw_readb(const volatile void __iomem *addr)
37{
38 return *(const volatile u8 __force *) addr;
39}
40#endif
41
42#ifndef __raw_readw
43static inline u16 __raw_readw(const volatile void __iomem *addr)
44{
45 return *(const volatile u16 __force *) addr;
46}
47#endif
48
49#ifndef __raw_readl
50static inline u32 __raw_readl(const volatile void __iomem *addr)
51{
52 return *(const volatile u32 __force *) addr;
53}
54#endif
55
56#define readb __raw_readb
57#define readw(addr) __le16_to_cpu(__raw_readw(addr))
58#define readl(addr) __le32_to_cpu(__raw_readl(addr))
59
60#ifndef __raw_writeb
61static inline void __raw_writeb(u8 b, volatile void __iomem *addr)
62{
63 *(volatile u8 __force *) addr = b;
64}
65#endif
66
67#ifndef __raw_writew
68static inline void __raw_writew(u16 b, volatile void __iomem *addr)
69{
70 *(volatile u16 __force *) addr = b;
71}
72#endif
73
74#ifndef __raw_writel
75static inline void __raw_writel(u32 b, volatile void __iomem *addr)
76{
77 *(volatile u32 __force *) addr = b;
78}
79#endif
80
81#define writeb __raw_writeb
82#define writew(b,addr) __raw_writew(__cpu_to_le16(b),addr)
83#define writel(b,addr) __raw_writel(__cpu_to_le32(b),addr)
84
85#ifdef CONFIG_64BIT
86static inline u64 __raw_readq(const volatile void __iomem *addr)
87{
88 return *(const volatile u64 __force *) addr;
89}
90#define readq(addr) __le64_to_cpu(__raw_readq(addr))
91
92static inline void __raw_writeq(u64 b, volatile void __iomem *addr)
93{
94 *(volatile u64 __force *) addr = b;
95}
96#define writeq(b,addr) __raw_writeq(__cpu_to_le64(b),addr)
97#endif
98
99#ifndef PCI_IOBASE
100#define PCI_IOBASE ((void __iomem *) 0)
101#endif
102
103/*****************************************************************************/
104/*
105 * traditional input/output functions
106 */
107
108static inline u8 inb(unsigned long addr)
109{
110 return readb(addr + PCI_IOBASE);
111}
112
113static inline u16 inw(unsigned long addr)
114{
115 return readw(addr + PCI_IOBASE);
116}
117
118static inline u32 inl(unsigned long addr)
119{
120 return readl(addr + PCI_IOBASE);
121}
122
123static inline void outb(u8 b, unsigned long addr)
124{
125 writeb(b, addr + PCI_IOBASE);
126}
127
128static inline void outw(u16 b, unsigned long addr)
129{
130 writew(b, addr + PCI_IOBASE);
131}
132
133static inline void outl(u32 b, unsigned long addr)
134{
135 writel(b, addr + PCI_IOBASE);
136}
137
138#define inb_p(addr) inb(addr)
139#define inw_p(addr) inw(addr)
140#define inl_p(addr) inl(addr)
141#define outb_p(x, addr) outb((x), (addr))
142#define outw_p(x, addr) outw((x), (addr))
143#define outl_p(x, addr) outl((x), (addr))
144
145#ifndef insb
146static inline void insb(unsigned long addr, void *buffer, int count)
147{
148 if (count) {
149 u8 *buf = buffer;
150 do {
151 u8 x = inb(addr);
152 *buf++ = x;
153 } while (--count);
154 }
155}
156#endif
157
158#ifndef insw
159static inline void insw(unsigned long addr, void *buffer, int count)
160{
161 if (count) {
162 u16 *buf = buffer;
163 do {
164 u16 x = inw(addr);
165 *buf++ = x;
166 } while (--count);
167 }
168}
169#endif
170
171#ifndef insl
172static inline void insl(unsigned long addr, void *buffer, int count)
173{
174 if (count) {
175 u32 *buf = buffer;
176 do {
177 u32 x = inl(addr);
178 *buf++ = x;
179 } while (--count);
180 }
181}
182#endif
183
184#ifndef outsb
185static inline void outsb(unsigned long addr, const void *buffer, int count)
186{
187 if (count) {
188 const u8 *buf = buffer;
189 do {
190 outb(*buf++, addr);
191 } while (--count);
192 }
193}
194#endif
195
196#ifndef outsw
197static inline void outsw(unsigned long addr, const void *buffer, int count)
198{
199 if (count) {
200 const u16 *buf = buffer;
201 do {
202 outw(*buf++, addr);
203 } while (--count);
204 }
205}
206#endif
207
208#ifndef outsl
209static inline void outsl(unsigned long addr, const void *buffer, int count)
210{
211 if (count) {
212 const u32 *buf = buffer;
213 do {
214 outl(*buf++, addr);
215 } while (--count);
216 }
217}
218#endif
219
220static inline void readsl(const void __iomem *addr, void *buf, int len)
221{
222 insl(addr - PCI_IOBASE, buf, len);
223}
224
225static inline void readsw(const void __iomem *addr, void *buf, int len)
226{
227 insw(addr - PCI_IOBASE, buf, len);
228}
229
230static inline void readsb(const void __iomem *addr, void *buf, int len)
231{
232 insb(addr - PCI_IOBASE, buf, len);
233}
234
235static inline void writesl(const void __iomem *addr, const void *buf, int len)
236{
237 outsl(addr - PCI_IOBASE, buf, len);
238}
239
240static inline void writesw(const void __iomem *addr, const void *buf, int len)
241{
242 outsw(addr - PCI_IOBASE, buf, len);
243}
244
245static inline void writesb(const void __iomem *addr, const void *buf, int len)
246{
247 outsb(addr - PCI_IOBASE, buf, len);
248}
249
250#ifndef CONFIG_GENERIC_IOMAP
251#define ioread8(addr) readb(addr)
252#define ioread16(addr) readw(addr)
253#define ioread16be(addr) be16_to_cpu(ioread16(addr))
254#define ioread32(addr) readl(addr)
255#define ioread32be(addr) be32_to_cpu(ioread32(addr))
256
257#define iowrite8(v, addr) writeb((v), (addr))
258#define iowrite16(v, addr) writew((v), (addr))
259#define iowrite16be(v, addr) iowrite16(be16_to_cpu(v), (addr))
260#define iowrite32(v, addr) writel((v), (addr))
261#define iowrite32be(v, addr) iowrite32(be32_to_cpu(v), (addr))
262
263#define ioread8_rep(p, dst, count) \
264 insb((unsigned long) (p), (dst), (count))
265#define ioread16_rep(p, dst, count) \
266 insw((unsigned long) (p), (dst), (count))
267#define ioread32_rep(p, dst, count) \
268 insl((unsigned long) (p), (dst), (count))
269
270#define iowrite8_rep(p, src, count) \
271 outsb((unsigned long) (p), (src), (count))
272#define iowrite16_rep(p, src, count) \
273 outsw((unsigned long) (p), (src), (count))
274#define iowrite32_rep(p, src, count) \
275 outsl((unsigned long) (p), (src), (count))
276#endif /* CONFIG_GENERIC_IOMAP */
277
278#ifndef IO_SPACE_LIMIT
279#define IO_SPACE_LIMIT 0xffff
280#endif
281
282#ifdef __KERNEL__
283
284#include <linux/vmalloc.h>
285#define __io_virt(x) ((void __force *) (x))
286
287#ifndef CONFIG_GENERIC_IOMAP
288struct pci_dev;
289static inline void pci_iounmap(struct pci_dev *dev, void __iomem *p)
290{
291}
292#endif /* CONFIG_GENERIC_IOMAP */
293
294/*
295 * Change virtual addresses to physical addresses and vv.
296 * These are pretty trivial
297 */
298static inline unsigned long virt_to_phys(volatile void *address)
299{
300 return __pa((unsigned long)address);
301}
302
303static inline void *phys_to_virt(unsigned long address)
304{
305 return __va(address);
306}
307
308/*
309 * Change "struct page" to physical address.
310 *
311 * This implementation is for the no-MMU case only... if you have an MMU
312 * you'll need to provide your own definitions.
313 */
314#ifndef CONFIG_MMU
315static inline void __iomem *ioremap(phys_addr_t offset, unsigned long size)
316{
317 return (void __iomem*) (unsigned long)offset;
318}
319
320#define __ioremap(offset, size, flags) ioremap(offset, size)
321
322#ifndef ioremap_nocache
323#define ioremap_nocache ioremap
324#endif
325
326#ifndef ioremap_wc
327#define ioremap_wc ioremap_nocache
328#endif
329
330static inline void iounmap(void __iomem *addr)
331{
332}
333#endif /* CONFIG_MMU */
334
335#ifdef CONFIG_HAS_IOPORT
336#ifndef CONFIG_GENERIC_IOMAP
337static inline void __iomem *ioport_map(unsigned long port, unsigned int nr)
338{
339 return (void __iomem *) port;
340}
341
342static inline void ioport_unmap(void __iomem *p)
343{
344}
345#else /* CONFIG_GENERIC_IOMAP */
346extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
347extern void ioport_unmap(void __iomem *p);
348#endif /* CONFIG_GENERIC_IOMAP */
349#endif /* CONFIG_HAS_IOPORT */
350
351#define xlate_dev_kmem_ptr(p) p
352#define xlate_dev_mem_ptr(p) __va(p)
353
354#ifndef virt_to_bus
355static inline unsigned long virt_to_bus(volatile void *address)
356{
357 return ((unsigned long) address);
358}
359
360static inline void *bus_to_virt(unsigned long address)
361{
362 return (void *) address;
363}
364#endif
365
366#define memset_io(a, b, c) memset(__io_virt(a), (b), (c))
367#define memcpy_fromio(a, b, c) memcpy((a), __io_virt(b), (c))
368#define memcpy_toio(a, b, c) memcpy(__io_virt(a), (b), (c))
369
370#endif /* __KERNEL__ */
371
372#endif /* __ASM_GENERIC_IO_H */