Loading...
1/*
2 w83627ehf - Driver for the hardware monitoring functionality of
3 the Winbond W83627EHF Super-I/O chip
4 Copyright (C) 2005 Jean Delvare <khali@linux-fr.org>
5 Copyright (C) 2006 Yuan Mu (Winbond),
6 Rudolf Marek <r.marek@assembler.cz>
7 David Hubbard <david.c.hubbard@gmail.com>
8 Daniel J Blueman <daniel.blueman@gmail.com>
9 Copyright (C) 2010 Sheng-Yuan Huang (Nuvoton) (PS00)
10
11 Shamelessly ripped from the w83627hf driver
12 Copyright (C) 2003 Mark Studebaker
13
14 Thanks to Leon Moonen, Steve Cliffe and Grant Coady for their help
15 in testing and debugging this driver.
16
17 This driver also supports the W83627EHG, which is the lead-free
18 version of the W83627EHF.
19
20 This program is free software; you can redistribute it and/or modify
21 it under the terms of the GNU General Public License as published by
22 the Free Software Foundation; either version 2 of the License, or
23 (at your option) any later version.
24
25 This program is distributed in the hope that it will be useful,
26 but WITHOUT ANY WARRANTY; without even the implied warranty of
27 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 GNU General Public License for more details.
29
30 You should have received a copy of the GNU General Public License
31 along with this program; if not, write to the Free Software
32 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
33
34
35 Supports the following chips:
36
37 Chip #vin #fan #pwm #temp chip IDs man ID
38 w83627ehf 10 5 4 3 0x8850 0x88 0x5ca3
39 0x8860 0xa1
40 w83627dhg 9 5 4 3 0xa020 0xc1 0x5ca3
41 w83627dhg-p 9 5 4 3 0xb070 0xc1 0x5ca3
42 w83667hg 9 5 3 3 0xa510 0xc1 0x5ca3
43 w83667hg-b 9 5 3 4 0xb350 0xc1 0x5ca3
44 nct6775f 9 4 3 9 0xb470 0xc1 0x5ca3
45 nct6776f 9 5 3 9 0xC330 0xc1 0x5ca3
46*/
47
48#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
49
50#include <linux/module.h>
51#include <linux/init.h>
52#include <linux/slab.h>
53#include <linux/jiffies.h>
54#include <linux/platform_device.h>
55#include <linux/hwmon.h>
56#include <linux/hwmon-sysfs.h>
57#include <linux/hwmon-vid.h>
58#include <linux/err.h>
59#include <linux/mutex.h>
60#include <linux/acpi.h>
61#include <linux/io.h>
62#include "lm75.h"
63
64enum kinds { w83627ehf, w83627dhg, w83627dhg_p, w83667hg, w83667hg_b, nct6775,
65 nct6776 };
66
67/* used to set data->name = w83627ehf_device_names[data->sio_kind] */
68static const char * const w83627ehf_device_names[] = {
69 "w83627ehf",
70 "w83627dhg",
71 "w83627dhg",
72 "w83667hg",
73 "w83667hg",
74 "nct6775",
75 "nct6776",
76};
77
78static unsigned short force_id;
79module_param(force_id, ushort, 0);
80MODULE_PARM_DESC(force_id, "Override the detected device ID");
81
82static unsigned short fan_debounce;
83module_param(fan_debounce, ushort, 0);
84MODULE_PARM_DESC(fan_debounce, "Enable debouncing for fan RPM signal");
85
86#define DRVNAME "w83627ehf"
87
88/*
89 * Super-I/O constants and functions
90 */
91
92#define W83627EHF_LD_HWM 0x0b
93#define W83667HG_LD_VID 0x0d
94
95#define SIO_REG_LDSEL 0x07 /* Logical device select */
96#define SIO_REG_DEVID 0x20 /* Device ID (2 bytes) */
97#define SIO_REG_EN_VRM10 0x2C /* GPIO3, GPIO4 selection */
98#define SIO_REG_ENABLE 0x30 /* Logical device enable */
99#define SIO_REG_ADDR 0x60 /* Logical device address (2 bytes) */
100#define SIO_REG_VID_CTRL 0xF0 /* VID control */
101#define SIO_REG_VID_DATA 0xF1 /* VID data */
102
103#define SIO_W83627EHF_ID 0x8850
104#define SIO_W83627EHG_ID 0x8860
105#define SIO_W83627DHG_ID 0xa020
106#define SIO_W83627DHG_P_ID 0xb070
107#define SIO_W83667HG_ID 0xa510
108#define SIO_W83667HG_B_ID 0xb350
109#define SIO_NCT6775_ID 0xb470
110#define SIO_NCT6776_ID 0xc330
111#define SIO_ID_MASK 0xFFF0
112
113static inline void
114superio_outb(int ioreg, int reg, int val)
115{
116 outb(reg, ioreg);
117 outb(val, ioreg + 1);
118}
119
120static inline int
121superio_inb(int ioreg, int reg)
122{
123 outb(reg, ioreg);
124 return inb(ioreg + 1);
125}
126
127static inline void
128superio_select(int ioreg, int ld)
129{
130 outb(SIO_REG_LDSEL, ioreg);
131 outb(ld, ioreg + 1);
132}
133
134static inline void
135superio_enter(int ioreg)
136{
137 outb(0x87, ioreg);
138 outb(0x87, ioreg);
139}
140
141static inline void
142superio_exit(int ioreg)
143{
144 outb(0xaa, ioreg);
145 outb(0x02, ioreg);
146 outb(0x02, ioreg + 1);
147}
148
149/*
150 * ISA constants
151 */
152
153#define IOREGION_ALIGNMENT (~7)
154#define IOREGION_OFFSET 5
155#define IOREGION_LENGTH 2
156#define ADDR_REG_OFFSET 0
157#define DATA_REG_OFFSET 1
158
159#define W83627EHF_REG_BANK 0x4E
160#define W83627EHF_REG_CONFIG 0x40
161
162/* Not currently used:
163 * REG_MAN_ID has the value 0x5ca3 for all supported chips.
164 * REG_CHIP_ID == 0x88/0xa1/0xc1 depending on chip model.
165 * REG_MAN_ID is at port 0x4f
166 * REG_CHIP_ID is at port 0x58 */
167
168static const u16 W83627EHF_REG_FAN[] = { 0x28, 0x29, 0x2a, 0x3f, 0x553 };
169static const u16 W83627EHF_REG_FAN_MIN[] = { 0x3b, 0x3c, 0x3d, 0x3e, 0x55c };
170
171/* The W83627EHF registers for nr=7,8,9 are in bank 5 */
172#define W83627EHF_REG_IN_MAX(nr) ((nr < 7) ? (0x2b + (nr) * 2) : \
173 (0x554 + (((nr) - 7) * 2)))
174#define W83627EHF_REG_IN_MIN(nr) ((nr < 7) ? (0x2c + (nr) * 2) : \
175 (0x555 + (((nr) - 7) * 2)))
176#define W83627EHF_REG_IN(nr) ((nr < 7) ? (0x20 + (nr)) : \
177 (0x550 + (nr) - 7))
178
179static const u16 W83627EHF_REG_TEMP[] = { 0x27, 0x150, 0x250, 0x7e };
180static const u16 W83627EHF_REG_TEMP_HYST[] = { 0x3a, 0x153, 0x253, 0 };
181static const u16 W83627EHF_REG_TEMP_OVER[] = { 0x39, 0x155, 0x255, 0 };
182static const u16 W83627EHF_REG_TEMP_CONFIG[] = { 0, 0x152, 0x252, 0 };
183
184/* Fan clock dividers are spread over the following five registers */
185#define W83627EHF_REG_FANDIV1 0x47
186#define W83627EHF_REG_FANDIV2 0x4B
187#define W83627EHF_REG_VBAT 0x5D
188#define W83627EHF_REG_DIODE 0x59
189#define W83627EHF_REG_SMI_OVT 0x4C
190
191/* NCT6775F has its own fan divider registers */
192#define NCT6775_REG_FANDIV1 0x506
193#define NCT6775_REG_FANDIV2 0x507
194#define NCT6775_REG_FAN_DEBOUNCE 0xf0
195
196#define W83627EHF_REG_ALARM1 0x459
197#define W83627EHF_REG_ALARM2 0x45A
198#define W83627EHF_REG_ALARM3 0x45B
199
200/* SmartFan registers */
201#define W83627EHF_REG_FAN_STEPUP_TIME 0x0f
202#define W83627EHF_REG_FAN_STEPDOWN_TIME 0x0e
203
204/* DC or PWM output fan configuration */
205static const u8 W83627EHF_REG_PWM_ENABLE[] = {
206 0x04, /* SYS FAN0 output mode and PWM mode */
207 0x04, /* CPU FAN0 output mode and PWM mode */
208 0x12, /* AUX FAN mode */
209 0x62, /* CPU FAN1 mode */
210};
211
212static const u8 W83627EHF_PWM_MODE_SHIFT[] = { 0, 1, 0, 6 };
213static const u8 W83627EHF_PWM_ENABLE_SHIFT[] = { 2, 4, 1, 4 };
214
215/* FAN Duty Cycle, be used to control */
216static const u16 W83627EHF_REG_PWM[] = { 0x01, 0x03, 0x11, 0x61 };
217static const u16 W83627EHF_REG_TARGET[] = { 0x05, 0x06, 0x13, 0x63 };
218static const u8 W83627EHF_REG_TOLERANCE[] = { 0x07, 0x07, 0x14, 0x62 };
219
220/* Advanced Fan control, some values are common for all fans */
221static const u16 W83627EHF_REG_FAN_START_OUTPUT[] = { 0x0a, 0x0b, 0x16, 0x65 };
222static const u16 W83627EHF_REG_FAN_STOP_OUTPUT[] = { 0x08, 0x09, 0x15, 0x64 };
223static const u16 W83627EHF_REG_FAN_STOP_TIME[] = { 0x0c, 0x0d, 0x17, 0x66 };
224
225static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON[]
226 = { 0xff, 0x67, 0xff, 0x69 };
227static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON[]
228 = { 0xff, 0x68, 0xff, 0x6a };
229
230static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B[] = { 0x67, 0x69, 0x6b };
231static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B[]
232 = { 0x68, 0x6a, 0x6c };
233
234static const u16 NCT6775_REG_TARGET[] = { 0x101, 0x201, 0x301 };
235static const u16 NCT6775_REG_FAN_MODE[] = { 0x102, 0x202, 0x302 };
236static const u16 NCT6775_REG_FAN_STOP_OUTPUT[] = { 0x105, 0x205, 0x305 };
237static const u16 NCT6775_REG_FAN_START_OUTPUT[] = { 0x106, 0x206, 0x306 };
238static const u16 NCT6775_REG_FAN_STOP_TIME[] = { 0x107, 0x207, 0x307 };
239static const u16 NCT6775_REG_PWM[] = { 0x109, 0x209, 0x309 };
240static const u16 NCT6775_REG_FAN_MAX_OUTPUT[] = { 0x10a, 0x20a, 0x30a };
241static const u16 NCT6775_REG_FAN_STEP_OUTPUT[] = { 0x10b, 0x20b, 0x30b };
242static const u16 NCT6775_REG_FAN[] = { 0x630, 0x632, 0x634, 0x636, 0x638 };
243static const u16 NCT6776_REG_FAN_MIN[] = { 0x63a, 0x63c, 0x63e, 0x640, 0x642};
244
245static const u16 NCT6775_REG_TEMP[]
246 = { 0x27, 0x150, 0x250, 0x73, 0x75, 0x77, 0x62b, 0x62c, 0x62d };
247static const u16 NCT6775_REG_TEMP_CONFIG[]
248 = { 0, 0x152, 0x252, 0, 0, 0, 0x628, 0x629, 0x62A };
249static const u16 NCT6775_REG_TEMP_HYST[]
250 = { 0x3a, 0x153, 0x253, 0, 0, 0, 0x673, 0x678, 0x67D };
251static const u16 NCT6775_REG_TEMP_OVER[]
252 = { 0x39, 0x155, 0x255, 0, 0, 0, 0x672, 0x677, 0x67C };
253static const u16 NCT6775_REG_TEMP_SOURCE[]
254 = { 0x621, 0x622, 0x623, 0x100, 0x200, 0x300, 0x624, 0x625, 0x626 };
255
256static const char *const w83667hg_b_temp_label[] = {
257 "SYSTIN",
258 "CPUTIN",
259 "AUXTIN",
260 "AMDTSI",
261 "PECI Agent 1",
262 "PECI Agent 2",
263 "PECI Agent 3",
264 "PECI Agent 4"
265};
266
267static const char *const nct6775_temp_label[] = {
268 "",
269 "SYSTIN",
270 "CPUTIN",
271 "AUXTIN",
272 "AMD SB-TSI",
273 "PECI Agent 0",
274 "PECI Agent 1",
275 "PECI Agent 2",
276 "PECI Agent 3",
277 "PECI Agent 4",
278 "PECI Agent 5",
279 "PECI Agent 6",
280 "PECI Agent 7",
281 "PCH_CHIP_CPU_MAX_TEMP",
282 "PCH_CHIP_TEMP",
283 "PCH_CPU_TEMP",
284 "PCH_MCH_TEMP",
285 "PCH_DIM0_TEMP",
286 "PCH_DIM1_TEMP",
287 "PCH_DIM2_TEMP",
288 "PCH_DIM3_TEMP"
289};
290
291static const char *const nct6776_temp_label[] = {
292 "",
293 "SYSTIN",
294 "CPUTIN",
295 "AUXTIN",
296 "SMBUSMASTER 0",
297 "SMBUSMASTER 1",
298 "SMBUSMASTER 2",
299 "SMBUSMASTER 3",
300 "SMBUSMASTER 4",
301 "SMBUSMASTER 5",
302 "SMBUSMASTER 6",
303 "SMBUSMASTER 7",
304 "PECI Agent 0",
305 "PECI Agent 1",
306 "PCH_CHIP_CPU_MAX_TEMP",
307 "PCH_CHIP_TEMP",
308 "PCH_CPU_TEMP",
309 "PCH_MCH_TEMP",
310 "PCH_DIM0_TEMP",
311 "PCH_DIM1_TEMP",
312 "PCH_DIM2_TEMP",
313 "PCH_DIM3_TEMP",
314 "BYTE_TEMP"
315};
316
317#define NUM_REG_TEMP ARRAY_SIZE(NCT6775_REG_TEMP)
318
319static inline int is_word_sized(u16 reg)
320{
321 return ((((reg & 0xff00) == 0x100
322 || (reg & 0xff00) == 0x200)
323 && ((reg & 0x00ff) == 0x50
324 || (reg & 0x00ff) == 0x53
325 || (reg & 0x00ff) == 0x55))
326 || (reg & 0xfff0) == 0x630
327 || reg == 0x640 || reg == 0x642
328 || ((reg & 0xfff0) == 0x650
329 && (reg & 0x000f) >= 0x06)
330 || reg == 0x73 || reg == 0x75 || reg == 0x77
331 );
332}
333
334/*
335 * Conversions
336 */
337
338/* 1 is PWM mode, output in ms */
339static inline unsigned int step_time_from_reg(u8 reg, u8 mode)
340{
341 return mode ? 100 * reg : 400 * reg;
342}
343
344static inline u8 step_time_to_reg(unsigned int msec, u8 mode)
345{
346 return SENSORS_LIMIT((mode ? (msec + 50) / 100 :
347 (msec + 200) / 400), 1, 255);
348}
349
350static unsigned int fan_from_reg8(u16 reg, unsigned int divreg)
351{
352 if (reg == 0 || reg == 255)
353 return 0;
354 return 1350000U / (reg << divreg);
355}
356
357static unsigned int fan_from_reg13(u16 reg, unsigned int divreg)
358{
359 if ((reg & 0xff1f) == 0xff1f)
360 return 0;
361
362 reg = (reg & 0x1f) | ((reg & 0xff00) >> 3);
363
364 if (reg == 0)
365 return 0;
366
367 return 1350000U / reg;
368}
369
370static unsigned int fan_from_reg16(u16 reg, unsigned int divreg)
371{
372 if (reg == 0 || reg == 0xffff)
373 return 0;
374
375 /*
376 * Even though the registers are 16 bit wide, the fan divisor
377 * still applies.
378 */
379 return 1350000U / (reg << divreg);
380}
381
382static inline unsigned int
383div_from_reg(u8 reg)
384{
385 return 1 << reg;
386}
387
388static inline int
389temp_from_reg(u16 reg, s16 regval)
390{
391 if (is_word_sized(reg))
392 return LM75_TEMP_FROM_REG(regval);
393 return ((s8)regval) * 1000;
394}
395
396static inline u16
397temp_to_reg(u16 reg, long temp)
398{
399 if (is_word_sized(reg))
400 return LM75_TEMP_TO_REG(temp);
401 return (s8)DIV_ROUND_CLOSEST(SENSORS_LIMIT(temp, -127000, 128000),
402 1000);
403}
404
405/* Some of analog inputs have internal scaling (2x), 8mV is ADC LSB */
406
407static u8 scale_in[10] = { 8, 8, 16, 16, 8, 8, 8, 16, 16, 8 };
408
409static inline long in_from_reg(u8 reg, u8 nr)
410{
411 return reg * scale_in[nr];
412}
413
414static inline u8 in_to_reg(u32 val, u8 nr)
415{
416 return SENSORS_LIMIT(((val + (scale_in[nr] / 2)) / scale_in[nr]), 0,
417 255);
418}
419
420/*
421 * Data structures and manipulation thereof
422 */
423
424struct w83627ehf_data {
425 int addr; /* IO base of hw monitor block */
426 const char *name;
427
428 struct device *hwmon_dev;
429 struct mutex lock;
430
431 u16 reg_temp[NUM_REG_TEMP];
432 u16 reg_temp_over[NUM_REG_TEMP];
433 u16 reg_temp_hyst[NUM_REG_TEMP];
434 u16 reg_temp_config[NUM_REG_TEMP];
435 u8 temp_src[NUM_REG_TEMP];
436 const char * const *temp_label;
437
438 const u16 *REG_PWM;
439 const u16 *REG_TARGET;
440 const u16 *REG_FAN;
441 const u16 *REG_FAN_MIN;
442 const u16 *REG_FAN_START_OUTPUT;
443 const u16 *REG_FAN_STOP_OUTPUT;
444 const u16 *REG_FAN_STOP_TIME;
445 const u16 *REG_FAN_MAX_OUTPUT;
446 const u16 *REG_FAN_STEP_OUTPUT;
447
448 unsigned int (*fan_from_reg)(u16 reg, unsigned int divreg);
449 unsigned int (*fan_from_reg_min)(u16 reg, unsigned int divreg);
450
451 struct mutex update_lock;
452 char valid; /* !=0 if following fields are valid */
453 unsigned long last_updated; /* In jiffies */
454
455 /* Register values */
456 u8 bank; /* current register bank */
457 u8 in_num; /* number of in inputs we have */
458 u8 in[10]; /* Register value */
459 u8 in_max[10]; /* Register value */
460 u8 in_min[10]; /* Register value */
461 unsigned int rpm[5];
462 u16 fan_min[5];
463 u8 fan_div[5];
464 u8 has_fan; /* some fan inputs can be disabled */
465 u8 has_fan_min; /* some fans don't have min register */
466 bool has_fan_div;
467 u8 temp_type[3];
468 s16 temp[9];
469 s16 temp_max[9];
470 s16 temp_max_hyst[9];
471 u32 alarms;
472
473 u8 pwm_mode[4]; /* 0->DC variable voltage, 1->PWM variable duty cycle */
474 u8 pwm_enable[4]; /* 1->manual
475 2->thermal cruise mode (also called SmartFan I)
476 3->fan speed cruise mode
477 4->variable thermal cruise (also called
478 SmartFan III)
479 5->enhanced variable thermal cruise (also called
480 SmartFan IV) */
481 u8 pwm_enable_orig[4]; /* original value of pwm_enable */
482 u8 pwm_num; /* number of pwm */
483 u8 pwm[4];
484 u8 target_temp[4];
485 u8 tolerance[4];
486
487 u8 fan_start_output[4]; /* minimum fan speed when spinning up */
488 u8 fan_stop_output[4]; /* minimum fan speed when spinning down */
489 u8 fan_stop_time[4]; /* time at minimum before disabling fan */
490 u8 fan_max_output[4]; /* maximum fan speed */
491 u8 fan_step_output[4]; /* rate of change output value */
492
493 u8 vid;
494 u8 vrm;
495
496 u16 have_temp;
497 u8 in6_skip;
498};
499
500struct w83627ehf_sio_data {
501 int sioreg;
502 enum kinds kind;
503};
504
505/*
506 * On older chips, only registers 0x50-0x5f are banked.
507 * On more recent chips, all registers are banked.
508 * Assume that is the case and set the bank number for each access.
509 * Cache the bank number so it only needs to be set if it changes.
510 */
511static inline void w83627ehf_set_bank(struct w83627ehf_data *data, u16 reg)
512{
513 u8 bank = reg >> 8;
514 if (data->bank != bank) {
515 outb_p(W83627EHF_REG_BANK, data->addr + ADDR_REG_OFFSET);
516 outb_p(bank, data->addr + DATA_REG_OFFSET);
517 data->bank = bank;
518 }
519}
520
521static u16 w83627ehf_read_value(struct w83627ehf_data *data, u16 reg)
522{
523 int res, word_sized = is_word_sized(reg);
524
525 mutex_lock(&data->lock);
526
527 w83627ehf_set_bank(data, reg);
528 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
529 res = inb_p(data->addr + DATA_REG_OFFSET);
530 if (word_sized) {
531 outb_p((reg & 0xff) + 1,
532 data->addr + ADDR_REG_OFFSET);
533 res = (res << 8) + inb_p(data->addr + DATA_REG_OFFSET);
534 }
535
536 mutex_unlock(&data->lock);
537 return res;
538}
539
540static int w83627ehf_write_value(struct w83627ehf_data *data, u16 reg,
541 u16 value)
542{
543 int word_sized = is_word_sized(reg);
544
545 mutex_lock(&data->lock);
546
547 w83627ehf_set_bank(data, reg);
548 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
549 if (word_sized) {
550 outb_p(value >> 8, data->addr + DATA_REG_OFFSET);
551 outb_p((reg & 0xff) + 1,
552 data->addr + ADDR_REG_OFFSET);
553 }
554 outb_p(value & 0xff, data->addr + DATA_REG_OFFSET);
555
556 mutex_unlock(&data->lock);
557 return 0;
558}
559
560/* This function assumes that the caller holds data->update_lock */
561static void nct6775_write_fan_div(struct w83627ehf_data *data, int nr)
562{
563 u8 reg;
564
565 switch (nr) {
566 case 0:
567 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x70)
568 | (data->fan_div[0] & 0x7);
569 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
570 break;
571 case 1:
572 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x7)
573 | ((data->fan_div[1] << 4) & 0x70);
574 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
575 case 2:
576 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x70)
577 | (data->fan_div[2] & 0x7);
578 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
579 break;
580 case 3:
581 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x7)
582 | ((data->fan_div[3] << 4) & 0x70);
583 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
584 break;
585 }
586}
587
588/* This function assumes that the caller holds data->update_lock */
589static void w83627ehf_write_fan_div(struct w83627ehf_data *data, int nr)
590{
591 u8 reg;
592
593 switch (nr) {
594 case 0:
595 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0xcf)
596 | ((data->fan_div[0] & 0x03) << 4);
597 /* fan5 input control bit is write only, compute the value */
598 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
599 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
600 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xdf)
601 | ((data->fan_div[0] & 0x04) << 3);
602 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
603 break;
604 case 1:
605 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0x3f)
606 | ((data->fan_div[1] & 0x03) << 6);
607 /* fan5 input control bit is write only, compute the value */
608 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
609 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
610 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xbf)
611 | ((data->fan_div[1] & 0x04) << 4);
612 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
613 break;
614 case 2:
615 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV2) & 0x3f)
616 | ((data->fan_div[2] & 0x03) << 6);
617 w83627ehf_write_value(data, W83627EHF_REG_FANDIV2, reg);
618 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0x7f)
619 | ((data->fan_div[2] & 0x04) << 5);
620 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
621 break;
622 case 3:
623 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0xfc)
624 | (data->fan_div[3] & 0x03);
625 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
626 reg = (w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT) & 0x7f)
627 | ((data->fan_div[3] & 0x04) << 5);
628 w83627ehf_write_value(data, W83627EHF_REG_SMI_OVT, reg);
629 break;
630 case 4:
631 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0x73)
632 | ((data->fan_div[4] & 0x03) << 2)
633 | ((data->fan_div[4] & 0x04) << 5);
634 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
635 break;
636 }
637}
638
639static void w83627ehf_write_fan_div_common(struct device *dev,
640 struct w83627ehf_data *data, int nr)
641{
642 struct w83627ehf_sio_data *sio_data = dev->platform_data;
643
644 if (sio_data->kind == nct6776)
645 ; /* no dividers, do nothing */
646 else if (sio_data->kind == nct6775)
647 nct6775_write_fan_div(data, nr);
648 else
649 w83627ehf_write_fan_div(data, nr);
650}
651
652static void nct6775_update_fan_div(struct w83627ehf_data *data)
653{
654 u8 i;
655
656 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV1);
657 data->fan_div[0] = i & 0x7;
658 data->fan_div[1] = (i & 0x70) >> 4;
659 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV2);
660 data->fan_div[2] = i & 0x7;
661 if (data->has_fan & (1<<3))
662 data->fan_div[3] = (i & 0x70) >> 4;
663}
664
665static void w83627ehf_update_fan_div(struct w83627ehf_data *data)
666{
667 int i;
668
669 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
670 data->fan_div[0] = (i >> 4) & 0x03;
671 data->fan_div[1] = (i >> 6) & 0x03;
672 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV2);
673 data->fan_div[2] = (i >> 6) & 0x03;
674 i = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
675 data->fan_div[0] |= (i >> 3) & 0x04;
676 data->fan_div[1] |= (i >> 4) & 0x04;
677 data->fan_div[2] |= (i >> 5) & 0x04;
678 if (data->has_fan & ((1 << 3) | (1 << 4))) {
679 i = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
680 data->fan_div[3] = i & 0x03;
681 data->fan_div[4] = ((i >> 2) & 0x03)
682 | ((i >> 5) & 0x04);
683 }
684 if (data->has_fan & (1 << 3)) {
685 i = w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT);
686 data->fan_div[3] |= (i >> 5) & 0x04;
687 }
688}
689
690static void w83627ehf_update_fan_div_common(struct device *dev,
691 struct w83627ehf_data *data)
692{
693 struct w83627ehf_sio_data *sio_data = dev->platform_data;
694
695 if (sio_data->kind == nct6776)
696 ; /* no dividers, do nothing */
697 else if (sio_data->kind == nct6775)
698 nct6775_update_fan_div(data);
699 else
700 w83627ehf_update_fan_div(data);
701}
702
703static void nct6775_update_pwm(struct w83627ehf_data *data)
704{
705 int i;
706 int pwmcfg, fanmodecfg;
707
708 for (i = 0; i < data->pwm_num; i++) {
709 pwmcfg = w83627ehf_read_value(data,
710 W83627EHF_REG_PWM_ENABLE[i]);
711 fanmodecfg = w83627ehf_read_value(data,
712 NCT6775_REG_FAN_MODE[i]);
713 data->pwm_mode[i] =
714 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
715 data->pwm_enable[i] = ((fanmodecfg >> 4) & 7) + 1;
716 data->tolerance[i] = fanmodecfg & 0x0f;
717 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
718 }
719}
720
721static void w83627ehf_update_pwm(struct w83627ehf_data *data)
722{
723 int i;
724 int pwmcfg = 0, tolerance = 0; /* shut up the compiler */
725
726 for (i = 0; i < data->pwm_num; i++) {
727 if (!(data->has_fan & (1 << i)))
728 continue;
729
730 /* pwmcfg, tolerance mapped for i=0, i=1 to same reg */
731 if (i != 1) {
732 pwmcfg = w83627ehf_read_value(data,
733 W83627EHF_REG_PWM_ENABLE[i]);
734 tolerance = w83627ehf_read_value(data,
735 W83627EHF_REG_TOLERANCE[i]);
736 }
737 data->pwm_mode[i] =
738 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
739 data->pwm_enable[i] = ((pwmcfg >> W83627EHF_PWM_ENABLE_SHIFT[i])
740 & 3) + 1;
741 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
742
743 data->tolerance[i] = (tolerance >> (i == 1 ? 4 : 0)) & 0x0f;
744 }
745}
746
747static void w83627ehf_update_pwm_common(struct device *dev,
748 struct w83627ehf_data *data)
749{
750 struct w83627ehf_sio_data *sio_data = dev->platform_data;
751
752 if (sio_data->kind == nct6775 || sio_data->kind == nct6776)
753 nct6775_update_pwm(data);
754 else
755 w83627ehf_update_pwm(data);
756}
757
758static struct w83627ehf_data *w83627ehf_update_device(struct device *dev)
759{
760 struct w83627ehf_data *data = dev_get_drvdata(dev);
761 struct w83627ehf_sio_data *sio_data = dev->platform_data;
762
763 int i;
764
765 mutex_lock(&data->update_lock);
766
767 if (time_after(jiffies, data->last_updated + HZ + HZ/2)
768 || !data->valid) {
769 /* Fan clock dividers */
770 w83627ehf_update_fan_div_common(dev, data);
771
772 /* Measured voltages and limits */
773 for (i = 0; i < data->in_num; i++) {
774 data->in[i] = w83627ehf_read_value(data,
775 W83627EHF_REG_IN(i));
776 data->in_min[i] = w83627ehf_read_value(data,
777 W83627EHF_REG_IN_MIN(i));
778 data->in_max[i] = w83627ehf_read_value(data,
779 W83627EHF_REG_IN_MAX(i));
780 }
781
782 /* Measured fan speeds and limits */
783 for (i = 0; i < 5; i++) {
784 u16 reg;
785
786 if (!(data->has_fan & (1 << i)))
787 continue;
788
789 reg = w83627ehf_read_value(data, data->REG_FAN[i]);
790 data->rpm[i] = data->fan_from_reg(reg,
791 data->fan_div[i]);
792
793 if (data->has_fan_min & (1 << i))
794 data->fan_min[i] = w83627ehf_read_value(data,
795 data->REG_FAN_MIN[i]);
796
797 /* If we failed to measure the fan speed and clock
798 divider can be increased, let's try that for next
799 time */
800 if (data->has_fan_div
801 && (reg >= 0xff || (sio_data->kind == nct6775
802 && reg == 0x00))
803 && data->fan_div[i] < 0x07) {
804 dev_dbg(dev, "Increasing fan%d "
805 "clock divider from %u to %u\n",
806 i + 1, div_from_reg(data->fan_div[i]),
807 div_from_reg(data->fan_div[i] + 1));
808 data->fan_div[i]++;
809 w83627ehf_write_fan_div_common(dev, data, i);
810 /* Preserve min limit if possible */
811 if ((data->has_fan_min & (1 << i))
812 && data->fan_min[i] >= 2
813 && data->fan_min[i] != 255)
814 w83627ehf_write_value(data,
815 data->REG_FAN_MIN[i],
816 (data->fan_min[i] /= 2));
817 }
818 }
819
820 w83627ehf_update_pwm_common(dev, data);
821
822 for (i = 0; i < data->pwm_num; i++) {
823 if (!(data->has_fan & (1 << i)))
824 continue;
825
826 data->fan_start_output[i] =
827 w83627ehf_read_value(data,
828 data->REG_FAN_START_OUTPUT[i]);
829 data->fan_stop_output[i] =
830 w83627ehf_read_value(data,
831 data->REG_FAN_STOP_OUTPUT[i]);
832 data->fan_stop_time[i] =
833 w83627ehf_read_value(data,
834 data->REG_FAN_STOP_TIME[i]);
835
836 if (data->REG_FAN_MAX_OUTPUT &&
837 data->REG_FAN_MAX_OUTPUT[i] != 0xff)
838 data->fan_max_output[i] =
839 w83627ehf_read_value(data,
840 data->REG_FAN_MAX_OUTPUT[i]);
841
842 if (data->REG_FAN_STEP_OUTPUT &&
843 data->REG_FAN_STEP_OUTPUT[i] != 0xff)
844 data->fan_step_output[i] =
845 w83627ehf_read_value(data,
846 data->REG_FAN_STEP_OUTPUT[i]);
847
848 data->target_temp[i] =
849 w83627ehf_read_value(data,
850 data->REG_TARGET[i]) &
851 (data->pwm_mode[i] == 1 ? 0x7f : 0xff);
852 }
853
854 /* Measured temperatures and limits */
855 for (i = 0; i < NUM_REG_TEMP; i++) {
856 if (!(data->have_temp & (1 << i)))
857 continue;
858 data->temp[i] = w83627ehf_read_value(data,
859 data->reg_temp[i]);
860 if (data->reg_temp_over[i])
861 data->temp_max[i]
862 = w83627ehf_read_value(data,
863 data->reg_temp_over[i]);
864 if (data->reg_temp_hyst[i])
865 data->temp_max_hyst[i]
866 = w83627ehf_read_value(data,
867 data->reg_temp_hyst[i]);
868 }
869
870 data->alarms = w83627ehf_read_value(data,
871 W83627EHF_REG_ALARM1) |
872 (w83627ehf_read_value(data,
873 W83627EHF_REG_ALARM2) << 8) |
874 (w83627ehf_read_value(data,
875 W83627EHF_REG_ALARM3) << 16);
876
877 data->last_updated = jiffies;
878 data->valid = 1;
879 }
880
881 mutex_unlock(&data->update_lock);
882 return data;
883}
884
885/*
886 * Sysfs callback functions
887 */
888#define show_in_reg(reg) \
889static ssize_t \
890show_##reg(struct device *dev, struct device_attribute *attr, \
891 char *buf) \
892{ \
893 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
894 struct sensor_device_attribute *sensor_attr = \
895 to_sensor_dev_attr(attr); \
896 int nr = sensor_attr->index; \
897 return sprintf(buf, "%ld\n", in_from_reg(data->reg[nr], nr)); \
898}
899show_in_reg(in)
900show_in_reg(in_min)
901show_in_reg(in_max)
902
903#define store_in_reg(REG, reg) \
904static ssize_t \
905store_in_##reg(struct device *dev, struct device_attribute *attr, \
906 const char *buf, size_t count) \
907{ \
908 struct w83627ehf_data *data = dev_get_drvdata(dev); \
909 struct sensor_device_attribute *sensor_attr = \
910 to_sensor_dev_attr(attr); \
911 int nr = sensor_attr->index; \
912 unsigned long val; \
913 int err; \
914 err = strict_strtoul(buf, 10, &val); \
915 if (err < 0) \
916 return err; \
917 mutex_lock(&data->update_lock); \
918 data->in_##reg[nr] = in_to_reg(val, nr); \
919 w83627ehf_write_value(data, W83627EHF_REG_IN_##REG(nr), \
920 data->in_##reg[nr]); \
921 mutex_unlock(&data->update_lock); \
922 return count; \
923}
924
925store_in_reg(MIN, min)
926store_in_reg(MAX, max)
927
928static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
929 char *buf)
930{
931 struct w83627ehf_data *data = w83627ehf_update_device(dev);
932 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
933 int nr = sensor_attr->index;
934 return sprintf(buf, "%u\n", (data->alarms >> nr) & 0x01);
935}
936
937static struct sensor_device_attribute sda_in_input[] = {
938 SENSOR_ATTR(in0_input, S_IRUGO, show_in, NULL, 0),
939 SENSOR_ATTR(in1_input, S_IRUGO, show_in, NULL, 1),
940 SENSOR_ATTR(in2_input, S_IRUGO, show_in, NULL, 2),
941 SENSOR_ATTR(in3_input, S_IRUGO, show_in, NULL, 3),
942 SENSOR_ATTR(in4_input, S_IRUGO, show_in, NULL, 4),
943 SENSOR_ATTR(in5_input, S_IRUGO, show_in, NULL, 5),
944 SENSOR_ATTR(in6_input, S_IRUGO, show_in, NULL, 6),
945 SENSOR_ATTR(in7_input, S_IRUGO, show_in, NULL, 7),
946 SENSOR_ATTR(in8_input, S_IRUGO, show_in, NULL, 8),
947 SENSOR_ATTR(in9_input, S_IRUGO, show_in, NULL, 9),
948};
949
950static struct sensor_device_attribute sda_in_alarm[] = {
951 SENSOR_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 0),
952 SENSOR_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 1),
953 SENSOR_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 2),
954 SENSOR_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 3),
955 SENSOR_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 8),
956 SENSOR_ATTR(in5_alarm, S_IRUGO, show_alarm, NULL, 21),
957 SENSOR_ATTR(in6_alarm, S_IRUGO, show_alarm, NULL, 20),
958 SENSOR_ATTR(in7_alarm, S_IRUGO, show_alarm, NULL, 16),
959 SENSOR_ATTR(in8_alarm, S_IRUGO, show_alarm, NULL, 17),
960 SENSOR_ATTR(in9_alarm, S_IRUGO, show_alarm, NULL, 19),
961};
962
963static struct sensor_device_attribute sda_in_min[] = {
964 SENSOR_ATTR(in0_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 0),
965 SENSOR_ATTR(in1_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 1),
966 SENSOR_ATTR(in2_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 2),
967 SENSOR_ATTR(in3_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 3),
968 SENSOR_ATTR(in4_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 4),
969 SENSOR_ATTR(in5_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 5),
970 SENSOR_ATTR(in6_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 6),
971 SENSOR_ATTR(in7_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 7),
972 SENSOR_ATTR(in8_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 8),
973 SENSOR_ATTR(in9_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 9),
974};
975
976static struct sensor_device_attribute sda_in_max[] = {
977 SENSOR_ATTR(in0_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 0),
978 SENSOR_ATTR(in1_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 1),
979 SENSOR_ATTR(in2_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 2),
980 SENSOR_ATTR(in3_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 3),
981 SENSOR_ATTR(in4_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 4),
982 SENSOR_ATTR(in5_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 5),
983 SENSOR_ATTR(in6_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 6),
984 SENSOR_ATTR(in7_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 7),
985 SENSOR_ATTR(in8_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 8),
986 SENSOR_ATTR(in9_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 9),
987};
988
989static ssize_t
990show_fan(struct device *dev, struct device_attribute *attr, char *buf)
991{
992 struct w83627ehf_data *data = w83627ehf_update_device(dev);
993 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
994 int nr = sensor_attr->index;
995 return sprintf(buf, "%d\n", data->rpm[nr]);
996}
997
998static ssize_t
999show_fan_min(struct device *dev, struct device_attribute *attr, char *buf)
1000{
1001 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1002 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1003 int nr = sensor_attr->index;
1004 return sprintf(buf, "%d\n",
1005 data->fan_from_reg_min(data->fan_min[nr],
1006 data->fan_div[nr]));
1007}
1008
1009static ssize_t
1010show_fan_div(struct device *dev, struct device_attribute *attr,
1011 char *buf)
1012{
1013 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1014 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1015 int nr = sensor_attr->index;
1016 return sprintf(buf, "%u\n", div_from_reg(data->fan_div[nr]));
1017}
1018
1019static ssize_t
1020store_fan_min(struct device *dev, struct device_attribute *attr,
1021 const char *buf, size_t count)
1022{
1023 struct w83627ehf_data *data = dev_get_drvdata(dev);
1024 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1025 int nr = sensor_attr->index;
1026 unsigned long val;
1027 int err;
1028 unsigned int reg;
1029 u8 new_div;
1030
1031 err = strict_strtoul(buf, 10, &val);
1032 if (err < 0)
1033 return err;
1034
1035 mutex_lock(&data->update_lock);
1036 if (!data->has_fan_div) {
1037 /*
1038 * Only NCT6776F for now, so we know that this is a 13 bit
1039 * register
1040 */
1041 if (!val) {
1042 val = 0xff1f;
1043 } else {
1044 if (val > 1350000U)
1045 val = 135000U;
1046 val = 1350000U / val;
1047 val = (val & 0x1f) | ((val << 3) & 0xff00);
1048 }
1049 data->fan_min[nr] = val;
1050 goto done; /* Leave fan divider alone */
1051 }
1052 if (!val) {
1053 /* No min limit, alarm disabled */
1054 data->fan_min[nr] = 255;
1055 new_div = data->fan_div[nr]; /* No change */
1056 dev_info(dev, "fan%u low limit and alarm disabled\n", nr + 1);
1057 } else if ((reg = 1350000U / val) >= 128 * 255) {
1058 /* Speed below this value cannot possibly be represented,
1059 even with the highest divider (128) */
1060 data->fan_min[nr] = 254;
1061 new_div = 7; /* 128 == (1 << 7) */
1062 dev_warn(dev, "fan%u low limit %lu below minimum %u, set to "
1063 "minimum\n", nr + 1, val,
1064 data->fan_from_reg_min(254, 7));
1065 } else if (!reg) {
1066 /* Speed above this value cannot possibly be represented,
1067 even with the lowest divider (1) */
1068 data->fan_min[nr] = 1;
1069 new_div = 0; /* 1 == (1 << 0) */
1070 dev_warn(dev, "fan%u low limit %lu above maximum %u, set to "
1071 "maximum\n", nr + 1, val,
1072 data->fan_from_reg_min(1, 0));
1073 } else {
1074 /* Automatically pick the best divider, i.e. the one such
1075 that the min limit will correspond to a register value
1076 in the 96..192 range */
1077 new_div = 0;
1078 while (reg > 192 && new_div < 7) {
1079 reg >>= 1;
1080 new_div++;
1081 }
1082 data->fan_min[nr] = reg;
1083 }
1084
1085 /* Write both the fan clock divider (if it changed) and the new
1086 fan min (unconditionally) */
1087 if (new_div != data->fan_div[nr]) {
1088 dev_dbg(dev, "fan%u clock divider changed from %u to %u\n",
1089 nr + 1, div_from_reg(data->fan_div[nr]),
1090 div_from_reg(new_div));
1091 data->fan_div[nr] = new_div;
1092 w83627ehf_write_fan_div_common(dev, data, nr);
1093 /* Give the chip time to sample a new speed value */
1094 data->last_updated = jiffies;
1095 }
1096done:
1097 w83627ehf_write_value(data, data->REG_FAN_MIN[nr],
1098 data->fan_min[nr]);
1099 mutex_unlock(&data->update_lock);
1100
1101 return count;
1102}
1103
1104static struct sensor_device_attribute sda_fan_input[] = {
1105 SENSOR_ATTR(fan1_input, S_IRUGO, show_fan, NULL, 0),
1106 SENSOR_ATTR(fan2_input, S_IRUGO, show_fan, NULL, 1),
1107 SENSOR_ATTR(fan3_input, S_IRUGO, show_fan, NULL, 2),
1108 SENSOR_ATTR(fan4_input, S_IRUGO, show_fan, NULL, 3),
1109 SENSOR_ATTR(fan5_input, S_IRUGO, show_fan, NULL, 4),
1110};
1111
1112static struct sensor_device_attribute sda_fan_alarm[] = {
1113 SENSOR_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 6),
1114 SENSOR_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 7),
1115 SENSOR_ATTR(fan3_alarm, S_IRUGO, show_alarm, NULL, 11),
1116 SENSOR_ATTR(fan4_alarm, S_IRUGO, show_alarm, NULL, 10),
1117 SENSOR_ATTR(fan5_alarm, S_IRUGO, show_alarm, NULL, 23),
1118};
1119
1120static struct sensor_device_attribute sda_fan_min[] = {
1121 SENSOR_ATTR(fan1_min, S_IWUSR | S_IRUGO, show_fan_min,
1122 store_fan_min, 0),
1123 SENSOR_ATTR(fan2_min, S_IWUSR | S_IRUGO, show_fan_min,
1124 store_fan_min, 1),
1125 SENSOR_ATTR(fan3_min, S_IWUSR | S_IRUGO, show_fan_min,
1126 store_fan_min, 2),
1127 SENSOR_ATTR(fan4_min, S_IWUSR | S_IRUGO, show_fan_min,
1128 store_fan_min, 3),
1129 SENSOR_ATTR(fan5_min, S_IWUSR | S_IRUGO, show_fan_min,
1130 store_fan_min, 4),
1131};
1132
1133static struct sensor_device_attribute sda_fan_div[] = {
1134 SENSOR_ATTR(fan1_div, S_IRUGO, show_fan_div, NULL, 0),
1135 SENSOR_ATTR(fan2_div, S_IRUGO, show_fan_div, NULL, 1),
1136 SENSOR_ATTR(fan3_div, S_IRUGO, show_fan_div, NULL, 2),
1137 SENSOR_ATTR(fan4_div, S_IRUGO, show_fan_div, NULL, 3),
1138 SENSOR_ATTR(fan5_div, S_IRUGO, show_fan_div, NULL, 4),
1139};
1140
1141static ssize_t
1142show_temp_label(struct device *dev, struct device_attribute *attr, char *buf)
1143{
1144 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1145 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1146 int nr = sensor_attr->index;
1147 return sprintf(buf, "%s\n", data->temp_label[data->temp_src[nr]]);
1148}
1149
1150#define show_temp_reg(addr, reg) \
1151static ssize_t \
1152show_##reg(struct device *dev, struct device_attribute *attr, \
1153 char *buf) \
1154{ \
1155 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1156 struct sensor_device_attribute *sensor_attr = \
1157 to_sensor_dev_attr(attr); \
1158 int nr = sensor_attr->index; \
1159 return sprintf(buf, "%d\n", \
1160 temp_from_reg(data->addr[nr], data->reg[nr])); \
1161}
1162show_temp_reg(reg_temp, temp);
1163show_temp_reg(reg_temp_over, temp_max);
1164show_temp_reg(reg_temp_hyst, temp_max_hyst);
1165
1166#define store_temp_reg(addr, reg) \
1167static ssize_t \
1168store_##reg(struct device *dev, struct device_attribute *attr, \
1169 const char *buf, size_t count) \
1170{ \
1171 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1172 struct sensor_device_attribute *sensor_attr = \
1173 to_sensor_dev_attr(attr); \
1174 int nr = sensor_attr->index; \
1175 int err; \
1176 long val; \
1177 err = strict_strtol(buf, 10, &val); \
1178 if (err < 0) \
1179 return err; \
1180 mutex_lock(&data->update_lock); \
1181 data->reg[nr] = temp_to_reg(data->addr[nr], val); \
1182 w83627ehf_write_value(data, data->addr[nr], \
1183 data->reg[nr]); \
1184 mutex_unlock(&data->update_lock); \
1185 return count; \
1186}
1187store_temp_reg(reg_temp_over, temp_max);
1188store_temp_reg(reg_temp_hyst, temp_max_hyst);
1189
1190static ssize_t
1191show_temp_type(struct device *dev, struct device_attribute *attr, char *buf)
1192{
1193 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1194 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1195 int nr = sensor_attr->index;
1196 return sprintf(buf, "%d\n", (int)data->temp_type[nr]);
1197}
1198
1199static struct sensor_device_attribute sda_temp_input[] = {
1200 SENSOR_ATTR(temp1_input, S_IRUGO, show_temp, NULL, 0),
1201 SENSOR_ATTR(temp2_input, S_IRUGO, show_temp, NULL, 1),
1202 SENSOR_ATTR(temp3_input, S_IRUGO, show_temp, NULL, 2),
1203 SENSOR_ATTR(temp4_input, S_IRUGO, show_temp, NULL, 3),
1204 SENSOR_ATTR(temp5_input, S_IRUGO, show_temp, NULL, 4),
1205 SENSOR_ATTR(temp6_input, S_IRUGO, show_temp, NULL, 5),
1206 SENSOR_ATTR(temp7_input, S_IRUGO, show_temp, NULL, 6),
1207 SENSOR_ATTR(temp8_input, S_IRUGO, show_temp, NULL, 7),
1208 SENSOR_ATTR(temp9_input, S_IRUGO, show_temp, NULL, 8),
1209};
1210
1211static struct sensor_device_attribute sda_temp_label[] = {
1212 SENSOR_ATTR(temp1_label, S_IRUGO, show_temp_label, NULL, 0),
1213 SENSOR_ATTR(temp2_label, S_IRUGO, show_temp_label, NULL, 1),
1214 SENSOR_ATTR(temp3_label, S_IRUGO, show_temp_label, NULL, 2),
1215 SENSOR_ATTR(temp4_label, S_IRUGO, show_temp_label, NULL, 3),
1216 SENSOR_ATTR(temp5_label, S_IRUGO, show_temp_label, NULL, 4),
1217 SENSOR_ATTR(temp6_label, S_IRUGO, show_temp_label, NULL, 5),
1218 SENSOR_ATTR(temp7_label, S_IRUGO, show_temp_label, NULL, 6),
1219 SENSOR_ATTR(temp8_label, S_IRUGO, show_temp_label, NULL, 7),
1220 SENSOR_ATTR(temp9_label, S_IRUGO, show_temp_label, NULL, 8),
1221};
1222
1223static struct sensor_device_attribute sda_temp_max[] = {
1224 SENSOR_ATTR(temp1_max, S_IRUGO | S_IWUSR, show_temp_max,
1225 store_temp_max, 0),
1226 SENSOR_ATTR(temp2_max, S_IRUGO | S_IWUSR, show_temp_max,
1227 store_temp_max, 1),
1228 SENSOR_ATTR(temp3_max, S_IRUGO | S_IWUSR, show_temp_max,
1229 store_temp_max, 2),
1230 SENSOR_ATTR(temp4_max, S_IRUGO | S_IWUSR, show_temp_max,
1231 store_temp_max, 3),
1232 SENSOR_ATTR(temp5_max, S_IRUGO | S_IWUSR, show_temp_max,
1233 store_temp_max, 4),
1234 SENSOR_ATTR(temp6_max, S_IRUGO | S_IWUSR, show_temp_max,
1235 store_temp_max, 5),
1236 SENSOR_ATTR(temp7_max, S_IRUGO | S_IWUSR, show_temp_max,
1237 store_temp_max, 6),
1238 SENSOR_ATTR(temp8_max, S_IRUGO | S_IWUSR, show_temp_max,
1239 store_temp_max, 7),
1240 SENSOR_ATTR(temp9_max, S_IRUGO | S_IWUSR, show_temp_max,
1241 store_temp_max, 8),
1242};
1243
1244static struct sensor_device_attribute sda_temp_max_hyst[] = {
1245 SENSOR_ATTR(temp1_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1246 store_temp_max_hyst, 0),
1247 SENSOR_ATTR(temp2_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1248 store_temp_max_hyst, 1),
1249 SENSOR_ATTR(temp3_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1250 store_temp_max_hyst, 2),
1251 SENSOR_ATTR(temp4_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1252 store_temp_max_hyst, 3),
1253 SENSOR_ATTR(temp5_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1254 store_temp_max_hyst, 4),
1255 SENSOR_ATTR(temp6_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1256 store_temp_max_hyst, 5),
1257 SENSOR_ATTR(temp7_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1258 store_temp_max_hyst, 6),
1259 SENSOR_ATTR(temp8_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1260 store_temp_max_hyst, 7),
1261 SENSOR_ATTR(temp9_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1262 store_temp_max_hyst, 8),
1263};
1264
1265static struct sensor_device_attribute sda_temp_alarm[] = {
1266 SENSOR_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 4),
1267 SENSOR_ATTR(temp2_alarm, S_IRUGO, show_alarm, NULL, 5),
1268 SENSOR_ATTR(temp3_alarm, S_IRUGO, show_alarm, NULL, 13),
1269};
1270
1271static struct sensor_device_attribute sda_temp_type[] = {
1272 SENSOR_ATTR(temp1_type, S_IRUGO, show_temp_type, NULL, 0),
1273 SENSOR_ATTR(temp2_type, S_IRUGO, show_temp_type, NULL, 1),
1274 SENSOR_ATTR(temp3_type, S_IRUGO, show_temp_type, NULL, 2),
1275};
1276
1277#define show_pwm_reg(reg) \
1278static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1279 char *buf) \
1280{ \
1281 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1282 struct sensor_device_attribute *sensor_attr = \
1283 to_sensor_dev_attr(attr); \
1284 int nr = sensor_attr->index; \
1285 return sprintf(buf, "%d\n", data->reg[nr]); \
1286}
1287
1288show_pwm_reg(pwm_mode)
1289show_pwm_reg(pwm_enable)
1290show_pwm_reg(pwm)
1291
1292static ssize_t
1293store_pwm_mode(struct device *dev, struct device_attribute *attr,
1294 const char *buf, size_t count)
1295{
1296 struct w83627ehf_data *data = dev_get_drvdata(dev);
1297 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1298 int nr = sensor_attr->index;
1299 unsigned long val;
1300 int err;
1301 u16 reg;
1302
1303 err = strict_strtoul(buf, 10, &val);
1304 if (err < 0)
1305 return err;
1306
1307 if (val > 1)
1308 return -EINVAL;
1309 mutex_lock(&data->update_lock);
1310 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1311 data->pwm_mode[nr] = val;
1312 reg &= ~(1 << W83627EHF_PWM_MODE_SHIFT[nr]);
1313 if (!val)
1314 reg |= 1 << W83627EHF_PWM_MODE_SHIFT[nr];
1315 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1316 mutex_unlock(&data->update_lock);
1317 return count;
1318}
1319
1320static ssize_t
1321store_pwm(struct device *dev, struct device_attribute *attr,
1322 const char *buf, size_t count)
1323{
1324 struct w83627ehf_data *data = dev_get_drvdata(dev);
1325 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1326 int nr = sensor_attr->index;
1327 unsigned long val;
1328 int err;
1329
1330 err = strict_strtoul(buf, 10, &val);
1331 if (err < 0)
1332 return err;
1333
1334 val = SENSORS_LIMIT(val, 0, 255);
1335
1336 mutex_lock(&data->update_lock);
1337 data->pwm[nr] = val;
1338 w83627ehf_write_value(data, data->REG_PWM[nr], val);
1339 mutex_unlock(&data->update_lock);
1340 return count;
1341}
1342
1343static ssize_t
1344store_pwm_enable(struct device *dev, struct device_attribute *attr,
1345 const char *buf, size_t count)
1346{
1347 struct w83627ehf_data *data = dev_get_drvdata(dev);
1348 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1349 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1350 int nr = sensor_attr->index;
1351 unsigned long val;
1352 int err;
1353 u16 reg;
1354
1355 err = strict_strtoul(buf, 10, &val);
1356 if (err < 0)
1357 return err;
1358
1359 if (!val || (val > 4 && val != data->pwm_enable_orig[nr]))
1360 return -EINVAL;
1361 /* SmartFan III mode is not supported on NCT6776F */
1362 if (sio_data->kind == nct6776 && val == 4)
1363 return -EINVAL;
1364
1365 mutex_lock(&data->update_lock);
1366 data->pwm_enable[nr] = val;
1367 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1368 reg = w83627ehf_read_value(data,
1369 NCT6775_REG_FAN_MODE[nr]);
1370 reg &= 0x0f;
1371 reg |= (val - 1) << 4;
1372 w83627ehf_write_value(data,
1373 NCT6775_REG_FAN_MODE[nr], reg);
1374 } else {
1375 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1376 reg &= ~(0x03 << W83627EHF_PWM_ENABLE_SHIFT[nr]);
1377 reg |= (val - 1) << W83627EHF_PWM_ENABLE_SHIFT[nr];
1378 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1379 }
1380 mutex_unlock(&data->update_lock);
1381 return count;
1382}
1383
1384
1385#define show_tol_temp(reg) \
1386static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1387 char *buf) \
1388{ \
1389 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1390 struct sensor_device_attribute *sensor_attr = \
1391 to_sensor_dev_attr(attr); \
1392 int nr = sensor_attr->index; \
1393 return sprintf(buf, "%d\n", data->reg[nr] * 1000); \
1394}
1395
1396show_tol_temp(tolerance)
1397show_tol_temp(target_temp)
1398
1399static ssize_t
1400store_target_temp(struct device *dev, struct device_attribute *attr,
1401 const char *buf, size_t count)
1402{
1403 struct w83627ehf_data *data = dev_get_drvdata(dev);
1404 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1405 int nr = sensor_attr->index;
1406 long val;
1407 int err;
1408
1409 err = strict_strtol(buf, 10, &val);
1410 if (err < 0)
1411 return err;
1412
1413 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 127);
1414
1415 mutex_lock(&data->update_lock);
1416 data->target_temp[nr] = val;
1417 w83627ehf_write_value(data, data->REG_TARGET[nr], val);
1418 mutex_unlock(&data->update_lock);
1419 return count;
1420}
1421
1422static ssize_t
1423store_tolerance(struct device *dev, struct device_attribute *attr,
1424 const char *buf, size_t count)
1425{
1426 struct w83627ehf_data *data = dev_get_drvdata(dev);
1427 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1428 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1429 int nr = sensor_attr->index;
1430 u16 reg;
1431 long val;
1432 int err;
1433
1434 err = strict_strtol(buf, 10, &val);
1435 if (err < 0)
1436 return err;
1437
1438 /* Limit the temp to 0C - 15C */
1439 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 15);
1440
1441 mutex_lock(&data->update_lock);
1442 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1443 /* Limit tolerance further for NCT6776F */
1444 if (sio_data->kind == nct6776 && val > 7)
1445 val = 7;
1446 reg = w83627ehf_read_value(data, NCT6775_REG_FAN_MODE[nr]);
1447 reg = (reg & 0xf0) | val;
1448 w83627ehf_write_value(data, NCT6775_REG_FAN_MODE[nr], reg);
1449 } else {
1450 reg = w83627ehf_read_value(data, W83627EHF_REG_TOLERANCE[nr]);
1451 if (nr == 1)
1452 reg = (reg & 0x0f) | (val << 4);
1453 else
1454 reg = (reg & 0xf0) | val;
1455 w83627ehf_write_value(data, W83627EHF_REG_TOLERANCE[nr], reg);
1456 }
1457 data->tolerance[nr] = val;
1458 mutex_unlock(&data->update_lock);
1459 return count;
1460}
1461
1462static struct sensor_device_attribute sda_pwm[] = {
1463 SENSOR_ATTR(pwm1, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 0),
1464 SENSOR_ATTR(pwm2, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 1),
1465 SENSOR_ATTR(pwm3, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 2),
1466 SENSOR_ATTR(pwm4, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 3),
1467};
1468
1469static struct sensor_device_attribute sda_pwm_mode[] = {
1470 SENSOR_ATTR(pwm1_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1471 store_pwm_mode, 0),
1472 SENSOR_ATTR(pwm2_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1473 store_pwm_mode, 1),
1474 SENSOR_ATTR(pwm3_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1475 store_pwm_mode, 2),
1476 SENSOR_ATTR(pwm4_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1477 store_pwm_mode, 3),
1478};
1479
1480static struct sensor_device_attribute sda_pwm_enable[] = {
1481 SENSOR_ATTR(pwm1_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1482 store_pwm_enable, 0),
1483 SENSOR_ATTR(pwm2_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1484 store_pwm_enable, 1),
1485 SENSOR_ATTR(pwm3_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1486 store_pwm_enable, 2),
1487 SENSOR_ATTR(pwm4_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1488 store_pwm_enable, 3),
1489};
1490
1491static struct sensor_device_attribute sda_target_temp[] = {
1492 SENSOR_ATTR(pwm1_target, S_IWUSR | S_IRUGO, show_target_temp,
1493 store_target_temp, 0),
1494 SENSOR_ATTR(pwm2_target, S_IWUSR | S_IRUGO, show_target_temp,
1495 store_target_temp, 1),
1496 SENSOR_ATTR(pwm3_target, S_IWUSR | S_IRUGO, show_target_temp,
1497 store_target_temp, 2),
1498 SENSOR_ATTR(pwm4_target, S_IWUSR | S_IRUGO, show_target_temp,
1499 store_target_temp, 3),
1500};
1501
1502static struct sensor_device_attribute sda_tolerance[] = {
1503 SENSOR_ATTR(pwm1_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1504 store_tolerance, 0),
1505 SENSOR_ATTR(pwm2_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1506 store_tolerance, 1),
1507 SENSOR_ATTR(pwm3_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1508 store_tolerance, 2),
1509 SENSOR_ATTR(pwm4_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1510 store_tolerance, 3),
1511};
1512
1513/* Smart Fan registers */
1514
1515#define fan_functions(reg, REG) \
1516static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1517 char *buf) \
1518{ \
1519 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1520 struct sensor_device_attribute *sensor_attr = \
1521 to_sensor_dev_attr(attr); \
1522 int nr = sensor_attr->index; \
1523 return sprintf(buf, "%d\n", data->reg[nr]); \
1524} \
1525static ssize_t \
1526store_##reg(struct device *dev, struct device_attribute *attr, \
1527 const char *buf, size_t count) \
1528{ \
1529 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1530 struct sensor_device_attribute *sensor_attr = \
1531 to_sensor_dev_attr(attr); \
1532 int nr = sensor_attr->index; \
1533 unsigned long val; \
1534 int err; \
1535 err = strict_strtoul(buf, 10, &val); \
1536 if (err < 0) \
1537 return err; \
1538 val = SENSORS_LIMIT(val, 1, 255); \
1539 mutex_lock(&data->update_lock); \
1540 data->reg[nr] = val; \
1541 w83627ehf_write_value(data, data->REG_##REG[nr], val); \
1542 mutex_unlock(&data->update_lock); \
1543 return count; \
1544}
1545
1546fan_functions(fan_start_output, FAN_START_OUTPUT)
1547fan_functions(fan_stop_output, FAN_STOP_OUTPUT)
1548fan_functions(fan_max_output, FAN_MAX_OUTPUT)
1549fan_functions(fan_step_output, FAN_STEP_OUTPUT)
1550
1551#define fan_time_functions(reg, REG) \
1552static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1553 char *buf) \
1554{ \
1555 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1556 struct sensor_device_attribute *sensor_attr = \
1557 to_sensor_dev_attr(attr); \
1558 int nr = sensor_attr->index; \
1559 return sprintf(buf, "%d\n", \
1560 step_time_from_reg(data->reg[nr], \
1561 data->pwm_mode[nr])); \
1562} \
1563\
1564static ssize_t \
1565store_##reg(struct device *dev, struct device_attribute *attr, \
1566 const char *buf, size_t count) \
1567{ \
1568 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1569 struct sensor_device_attribute *sensor_attr = \
1570 to_sensor_dev_attr(attr); \
1571 int nr = sensor_attr->index; \
1572 unsigned long val; \
1573 int err; \
1574 err = strict_strtoul(buf, 10, &val); \
1575 if (err < 0) \
1576 return err; \
1577 val = step_time_to_reg(val, data->pwm_mode[nr]); \
1578 mutex_lock(&data->update_lock); \
1579 data->reg[nr] = val; \
1580 w83627ehf_write_value(data, W83627EHF_REG_##REG[nr], val); \
1581 mutex_unlock(&data->update_lock); \
1582 return count; \
1583} \
1584
1585fan_time_functions(fan_stop_time, FAN_STOP_TIME)
1586
1587static ssize_t show_name(struct device *dev, struct device_attribute *attr,
1588 char *buf)
1589{
1590 struct w83627ehf_data *data = dev_get_drvdata(dev);
1591
1592 return sprintf(buf, "%s\n", data->name);
1593}
1594static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
1595
1596static struct sensor_device_attribute sda_sf3_arrays_fan4[] = {
1597 SENSOR_ATTR(pwm4_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1598 store_fan_stop_time, 3),
1599 SENSOR_ATTR(pwm4_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1600 store_fan_start_output, 3),
1601 SENSOR_ATTR(pwm4_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1602 store_fan_stop_output, 3),
1603 SENSOR_ATTR(pwm4_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1604 store_fan_max_output, 3),
1605 SENSOR_ATTR(pwm4_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1606 store_fan_step_output, 3),
1607};
1608
1609static struct sensor_device_attribute sda_sf3_arrays[] = {
1610 SENSOR_ATTR(pwm1_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1611 store_fan_stop_time, 0),
1612 SENSOR_ATTR(pwm2_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1613 store_fan_stop_time, 1),
1614 SENSOR_ATTR(pwm3_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1615 store_fan_stop_time, 2),
1616 SENSOR_ATTR(pwm1_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1617 store_fan_start_output, 0),
1618 SENSOR_ATTR(pwm2_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1619 store_fan_start_output, 1),
1620 SENSOR_ATTR(pwm3_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1621 store_fan_start_output, 2),
1622 SENSOR_ATTR(pwm1_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1623 store_fan_stop_output, 0),
1624 SENSOR_ATTR(pwm2_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1625 store_fan_stop_output, 1),
1626 SENSOR_ATTR(pwm3_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1627 store_fan_stop_output, 2),
1628};
1629
1630
1631/*
1632 * pwm1 and pwm3 don't support max and step settings on all chips.
1633 * Need to check support while generating/removing attribute files.
1634 */
1635static struct sensor_device_attribute sda_sf3_max_step_arrays[] = {
1636 SENSOR_ATTR(pwm1_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1637 store_fan_max_output, 0),
1638 SENSOR_ATTR(pwm1_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1639 store_fan_step_output, 0),
1640 SENSOR_ATTR(pwm2_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1641 store_fan_max_output, 1),
1642 SENSOR_ATTR(pwm2_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1643 store_fan_step_output, 1),
1644 SENSOR_ATTR(pwm3_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1645 store_fan_max_output, 2),
1646 SENSOR_ATTR(pwm3_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1647 store_fan_step_output, 2),
1648};
1649
1650static ssize_t
1651show_vid(struct device *dev, struct device_attribute *attr, char *buf)
1652{
1653 struct w83627ehf_data *data = dev_get_drvdata(dev);
1654 return sprintf(buf, "%d\n", vid_from_reg(data->vid, data->vrm));
1655}
1656static DEVICE_ATTR(cpu0_vid, S_IRUGO, show_vid, NULL);
1657
1658/*
1659 * Driver and device management
1660 */
1661
1662static void w83627ehf_device_remove_files(struct device *dev)
1663{
1664 /* some entries in the following arrays may not have been used in
1665 * device_create_file(), but device_remove_file() will ignore them */
1666 int i;
1667 struct w83627ehf_data *data = dev_get_drvdata(dev);
1668
1669 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++)
1670 device_remove_file(dev, &sda_sf3_arrays[i].dev_attr);
1671 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
1672 struct sensor_device_attribute *attr =
1673 &sda_sf3_max_step_arrays[i];
1674 if (data->REG_FAN_STEP_OUTPUT &&
1675 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff)
1676 device_remove_file(dev, &attr->dev_attr);
1677 }
1678 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++)
1679 device_remove_file(dev, &sda_sf3_arrays_fan4[i].dev_attr);
1680 for (i = 0; i < data->in_num; i++) {
1681 if ((i == 6) && data->in6_skip)
1682 continue;
1683 device_remove_file(dev, &sda_in_input[i].dev_attr);
1684 device_remove_file(dev, &sda_in_alarm[i].dev_attr);
1685 device_remove_file(dev, &sda_in_min[i].dev_attr);
1686 device_remove_file(dev, &sda_in_max[i].dev_attr);
1687 }
1688 for (i = 0; i < 5; i++) {
1689 device_remove_file(dev, &sda_fan_input[i].dev_attr);
1690 device_remove_file(dev, &sda_fan_alarm[i].dev_attr);
1691 device_remove_file(dev, &sda_fan_div[i].dev_attr);
1692 device_remove_file(dev, &sda_fan_min[i].dev_attr);
1693 }
1694 for (i = 0; i < data->pwm_num; i++) {
1695 device_remove_file(dev, &sda_pwm[i].dev_attr);
1696 device_remove_file(dev, &sda_pwm_mode[i].dev_attr);
1697 device_remove_file(dev, &sda_pwm_enable[i].dev_attr);
1698 device_remove_file(dev, &sda_target_temp[i].dev_attr);
1699 device_remove_file(dev, &sda_tolerance[i].dev_attr);
1700 }
1701 for (i = 0; i < NUM_REG_TEMP; i++) {
1702 if (!(data->have_temp & (1 << i)))
1703 continue;
1704 device_remove_file(dev, &sda_temp_input[i].dev_attr);
1705 device_remove_file(dev, &sda_temp_label[i].dev_attr);
1706 device_remove_file(dev, &sda_temp_max[i].dev_attr);
1707 device_remove_file(dev, &sda_temp_max_hyst[i].dev_attr);
1708 if (i > 2)
1709 continue;
1710 device_remove_file(dev, &sda_temp_alarm[i].dev_attr);
1711 device_remove_file(dev, &sda_temp_type[i].dev_attr);
1712 }
1713
1714 device_remove_file(dev, &dev_attr_name);
1715 device_remove_file(dev, &dev_attr_cpu0_vid);
1716}
1717
1718/* Get the monitoring functions started */
1719static inline void __devinit w83627ehf_init_device(struct w83627ehf_data *data,
1720 enum kinds kind)
1721{
1722 int i;
1723 u8 tmp, diode;
1724
1725 /* Start monitoring is needed */
1726 tmp = w83627ehf_read_value(data, W83627EHF_REG_CONFIG);
1727 if (!(tmp & 0x01))
1728 w83627ehf_write_value(data, W83627EHF_REG_CONFIG,
1729 tmp | 0x01);
1730
1731 /* Enable temperature sensors if needed */
1732 for (i = 0; i < NUM_REG_TEMP; i++) {
1733 if (!(data->have_temp & (1 << i)))
1734 continue;
1735 if (!data->reg_temp_config[i])
1736 continue;
1737 tmp = w83627ehf_read_value(data,
1738 data->reg_temp_config[i]);
1739 if (tmp & 0x01)
1740 w83627ehf_write_value(data,
1741 data->reg_temp_config[i],
1742 tmp & 0xfe);
1743 }
1744
1745 /* Enable VBAT monitoring if needed */
1746 tmp = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
1747 if (!(tmp & 0x01))
1748 w83627ehf_write_value(data, W83627EHF_REG_VBAT, tmp | 0x01);
1749
1750 /* Get thermal sensor types */
1751 switch (kind) {
1752 case w83627ehf:
1753 diode = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
1754 break;
1755 default:
1756 diode = 0x70;
1757 }
1758 for (i = 0; i < 3; i++) {
1759 if ((tmp & (0x02 << i)))
1760 data->temp_type[i] = (diode & (0x10 << i)) ? 1 : 3;
1761 else
1762 data->temp_type[i] = 4; /* thermistor */
1763 }
1764}
1765
1766static void w82627ehf_swap_tempreg(struct w83627ehf_data *data,
1767 int r1, int r2)
1768{
1769 u16 tmp;
1770
1771 tmp = data->temp_src[r1];
1772 data->temp_src[r1] = data->temp_src[r2];
1773 data->temp_src[r2] = tmp;
1774
1775 tmp = data->reg_temp[r1];
1776 data->reg_temp[r1] = data->reg_temp[r2];
1777 data->reg_temp[r2] = tmp;
1778
1779 tmp = data->reg_temp_over[r1];
1780 data->reg_temp_over[r1] = data->reg_temp_over[r2];
1781 data->reg_temp_over[r2] = tmp;
1782
1783 tmp = data->reg_temp_hyst[r1];
1784 data->reg_temp_hyst[r1] = data->reg_temp_hyst[r2];
1785 data->reg_temp_hyst[r2] = tmp;
1786
1787 tmp = data->reg_temp_config[r1];
1788 data->reg_temp_config[r1] = data->reg_temp_config[r2];
1789 data->reg_temp_config[r2] = tmp;
1790}
1791
1792static int __devinit w83627ehf_probe(struct platform_device *pdev)
1793{
1794 struct device *dev = &pdev->dev;
1795 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1796 struct w83627ehf_data *data;
1797 struct resource *res;
1798 u8 fan3pin, fan4pin, fan4min, fan5pin, en_vrm10;
1799 int i, err = 0;
1800
1801 res = platform_get_resource(pdev, IORESOURCE_IO, 0);
1802 if (!request_region(res->start, IOREGION_LENGTH, DRVNAME)) {
1803 err = -EBUSY;
1804 dev_err(dev, "Failed to request region 0x%lx-0x%lx\n",
1805 (unsigned long)res->start,
1806 (unsigned long)res->start + IOREGION_LENGTH - 1);
1807 goto exit;
1808 }
1809
1810 data = kzalloc(sizeof(struct w83627ehf_data), GFP_KERNEL);
1811 if (!data) {
1812 err = -ENOMEM;
1813 goto exit_release;
1814 }
1815
1816 data->addr = res->start;
1817 mutex_init(&data->lock);
1818 mutex_init(&data->update_lock);
1819 data->name = w83627ehf_device_names[sio_data->kind];
1820 platform_set_drvdata(pdev, data);
1821
1822 /* 627EHG and 627EHF have 10 voltage inputs; 627DHG and 667HG have 9 */
1823 data->in_num = (sio_data->kind == w83627ehf) ? 10 : 9;
1824 /* 667HG, NCT6775F, and NCT6776F have 3 pwms */
1825 data->pwm_num = (sio_data->kind == w83667hg
1826 || sio_data->kind == w83667hg_b
1827 || sio_data->kind == nct6775
1828 || sio_data->kind == nct6776) ? 3 : 4;
1829
1830 data->have_temp = 0x07;
1831 /* Check temp3 configuration bit for 667HG */
1832 if (sio_data->kind == w83667hg) {
1833 u8 reg;
1834
1835 reg = w83627ehf_read_value(data, W83627EHF_REG_TEMP_CONFIG[2]);
1836 if (reg & 0x01)
1837 data->have_temp &= ~(1 << 2);
1838 else
1839 data->in6_skip = 1; /* either temp3 or in6 */
1840 }
1841
1842 /* Deal with temperature register setup first. */
1843 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1844 int mask = 0;
1845
1846 /*
1847 * Display temperature sensor output only if it monitors
1848 * a source other than one already reported. Always display
1849 * first three temperature registers, though.
1850 */
1851 for (i = 0; i < NUM_REG_TEMP; i++) {
1852 u8 src;
1853
1854 data->reg_temp[i] = NCT6775_REG_TEMP[i];
1855 data->reg_temp_over[i] = NCT6775_REG_TEMP_OVER[i];
1856 data->reg_temp_hyst[i] = NCT6775_REG_TEMP_HYST[i];
1857 data->reg_temp_config[i] = NCT6775_REG_TEMP_CONFIG[i];
1858
1859 src = w83627ehf_read_value(data,
1860 NCT6775_REG_TEMP_SOURCE[i]);
1861 src &= 0x1f;
1862 if (src && !(mask & (1 << src))) {
1863 data->have_temp |= 1 << i;
1864 mask |= 1 << src;
1865 }
1866
1867 data->temp_src[i] = src;
1868
1869 /*
1870 * Now do some register swapping if index 0..2 don't
1871 * point to SYSTIN(1), CPUIN(2), and AUXIN(3).
1872 * Idea is to have the first three attributes
1873 * report SYSTIN, CPUIN, and AUXIN if possible
1874 * without overriding the basic system configuration.
1875 */
1876 if (i > 0 && data->temp_src[0] != 1
1877 && data->temp_src[i] == 1)
1878 w82627ehf_swap_tempreg(data, 0, i);
1879 if (i > 1 && data->temp_src[1] != 2
1880 && data->temp_src[i] == 2)
1881 w82627ehf_swap_tempreg(data, 1, i);
1882 if (i > 2 && data->temp_src[2] != 3
1883 && data->temp_src[i] == 3)
1884 w82627ehf_swap_tempreg(data, 2, i);
1885 }
1886 if (sio_data->kind == nct6776) {
1887 /*
1888 * On NCT6776, AUXTIN and VIN3 pins are shared.
1889 * Only way to detect it is to check if AUXTIN is used
1890 * as a temperature source, and if that source is
1891 * enabled.
1892 *
1893 * If that is the case, disable in6, which reports VIN3.
1894 * Otherwise disable temp3.
1895 */
1896 if (data->temp_src[2] == 3) {
1897 u8 reg;
1898
1899 if (data->reg_temp_config[2])
1900 reg = w83627ehf_read_value(data,
1901 data->reg_temp_config[2]);
1902 else
1903 reg = 0; /* Assume AUXTIN is used */
1904
1905 if (reg & 0x01)
1906 data->have_temp &= ~(1 << 2);
1907 else
1908 data->in6_skip = 1;
1909 }
1910 data->temp_label = nct6776_temp_label;
1911 } else {
1912 data->temp_label = nct6775_temp_label;
1913 }
1914 } else if (sio_data->kind == w83667hg_b) {
1915 u8 reg;
1916
1917 /*
1918 * Temperature sources are selected with bank 0, registers 0x49
1919 * and 0x4a.
1920 */
1921 for (i = 0; i < ARRAY_SIZE(W83627EHF_REG_TEMP); i++) {
1922 data->reg_temp[i] = W83627EHF_REG_TEMP[i];
1923 data->reg_temp_over[i] = W83627EHF_REG_TEMP_OVER[i];
1924 data->reg_temp_hyst[i] = W83627EHF_REG_TEMP_HYST[i];
1925 data->reg_temp_config[i] = W83627EHF_REG_TEMP_CONFIG[i];
1926 }
1927 reg = w83627ehf_read_value(data, 0x4a);
1928 data->temp_src[0] = reg >> 5;
1929 reg = w83627ehf_read_value(data, 0x49);
1930 data->temp_src[1] = reg & 0x07;
1931 data->temp_src[2] = (reg >> 4) & 0x07;
1932
1933 /*
1934 * W83667HG-B has another temperature register at 0x7e.
1935 * The temperature source is selected with register 0x7d.
1936 * Support it if the source differs from already reported
1937 * sources.
1938 */
1939 reg = w83627ehf_read_value(data, 0x7d);
1940 reg &= 0x07;
1941 if (reg != data->temp_src[0] && reg != data->temp_src[1]
1942 && reg != data->temp_src[2]) {
1943 data->temp_src[3] = reg;
1944 data->have_temp |= 1 << 3;
1945 }
1946
1947 /*
1948 * Chip supports either AUXTIN or VIN3. Try to find out which
1949 * one.
1950 */
1951 reg = w83627ehf_read_value(data, W83627EHF_REG_TEMP_CONFIG[2]);
1952 if (data->temp_src[2] == 2 && (reg & 0x01))
1953 data->have_temp &= ~(1 << 2);
1954
1955 if ((data->temp_src[2] == 2 && (data->have_temp & (1 << 2)))
1956 || (data->temp_src[3] == 2 && (data->have_temp & (1 << 3))))
1957 data->in6_skip = 1;
1958
1959 data->temp_label = w83667hg_b_temp_label;
1960 } else {
1961 /* Temperature sources are fixed */
1962 for (i = 0; i < 3; i++) {
1963 data->reg_temp[i] = W83627EHF_REG_TEMP[i];
1964 data->reg_temp_over[i] = W83627EHF_REG_TEMP_OVER[i];
1965 data->reg_temp_hyst[i] = W83627EHF_REG_TEMP_HYST[i];
1966 data->reg_temp_config[i] = W83627EHF_REG_TEMP_CONFIG[i];
1967 }
1968 }
1969
1970 if (sio_data->kind == nct6775) {
1971 data->has_fan_div = true;
1972 data->fan_from_reg = fan_from_reg16;
1973 data->fan_from_reg_min = fan_from_reg8;
1974 data->REG_PWM = NCT6775_REG_PWM;
1975 data->REG_TARGET = NCT6775_REG_TARGET;
1976 data->REG_FAN = NCT6775_REG_FAN;
1977 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
1978 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
1979 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
1980 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
1981 data->REG_FAN_MAX_OUTPUT = NCT6775_REG_FAN_MAX_OUTPUT;
1982 data->REG_FAN_STEP_OUTPUT = NCT6775_REG_FAN_STEP_OUTPUT;
1983 } else if (sio_data->kind == nct6776) {
1984 data->has_fan_div = false;
1985 data->fan_from_reg = fan_from_reg13;
1986 data->fan_from_reg_min = fan_from_reg13;
1987 data->REG_PWM = NCT6775_REG_PWM;
1988 data->REG_TARGET = NCT6775_REG_TARGET;
1989 data->REG_FAN = NCT6775_REG_FAN;
1990 data->REG_FAN_MIN = NCT6776_REG_FAN_MIN;
1991 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
1992 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
1993 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
1994 } else if (sio_data->kind == w83667hg_b) {
1995 data->has_fan_div = true;
1996 data->fan_from_reg = fan_from_reg8;
1997 data->fan_from_reg_min = fan_from_reg8;
1998 data->REG_PWM = W83627EHF_REG_PWM;
1999 data->REG_TARGET = W83627EHF_REG_TARGET;
2000 data->REG_FAN = W83627EHF_REG_FAN;
2001 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2002 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2003 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2004 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2005 data->REG_FAN_MAX_OUTPUT =
2006 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B;
2007 data->REG_FAN_STEP_OUTPUT =
2008 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B;
2009 } else {
2010 data->has_fan_div = true;
2011 data->fan_from_reg = fan_from_reg8;
2012 data->fan_from_reg_min = fan_from_reg8;
2013 data->REG_PWM = W83627EHF_REG_PWM;
2014 data->REG_TARGET = W83627EHF_REG_TARGET;
2015 data->REG_FAN = W83627EHF_REG_FAN;
2016 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2017 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2018 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2019 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2020 data->REG_FAN_MAX_OUTPUT =
2021 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON;
2022 data->REG_FAN_STEP_OUTPUT =
2023 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON;
2024 }
2025
2026 /* Initialize the chip */
2027 w83627ehf_init_device(data, sio_data->kind);
2028
2029 data->vrm = vid_which_vrm();
2030 superio_enter(sio_data->sioreg);
2031 /* Read VID value */
2032 if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b ||
2033 sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2034 /* W83667HG has different pins for VID input and output, so
2035 we can get the VID input values directly at logical device D
2036 0xe3. */
2037 superio_select(sio_data->sioreg, W83667HG_LD_VID);
2038 data->vid = superio_inb(sio_data->sioreg, 0xe3);
2039 err = device_create_file(dev, &dev_attr_cpu0_vid);
2040 if (err)
2041 goto exit_release;
2042 } else {
2043 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2044 if (superio_inb(sio_data->sioreg, SIO_REG_VID_CTRL) & 0x80) {
2045 /* Set VID input sensibility if needed. In theory the
2046 BIOS should have set it, but in practice it's not
2047 always the case. We only do it for the W83627EHF/EHG
2048 because the W83627DHG is more complex in this
2049 respect. */
2050 if (sio_data->kind == w83627ehf) {
2051 en_vrm10 = superio_inb(sio_data->sioreg,
2052 SIO_REG_EN_VRM10);
2053 if ((en_vrm10 & 0x08) && data->vrm == 90) {
2054 dev_warn(dev, "Setting VID input "
2055 "voltage to TTL\n");
2056 superio_outb(sio_data->sioreg,
2057 SIO_REG_EN_VRM10,
2058 en_vrm10 & ~0x08);
2059 } else if (!(en_vrm10 & 0x08)
2060 && data->vrm == 100) {
2061 dev_warn(dev, "Setting VID input "
2062 "voltage to VRM10\n");
2063 superio_outb(sio_data->sioreg,
2064 SIO_REG_EN_VRM10,
2065 en_vrm10 | 0x08);
2066 }
2067 }
2068
2069 data->vid = superio_inb(sio_data->sioreg,
2070 SIO_REG_VID_DATA);
2071 if (sio_data->kind == w83627ehf) /* 6 VID pins only */
2072 data->vid &= 0x3f;
2073
2074 err = device_create_file(dev, &dev_attr_cpu0_vid);
2075 if (err)
2076 goto exit_release;
2077 } else {
2078 dev_info(dev, "VID pins in output mode, CPU VID not "
2079 "available\n");
2080 }
2081 }
2082
2083 /* fan4 and fan5 share some pins with the GPIO and serial flash */
2084 if (sio_data->kind == nct6775) {
2085 /* On NCT6775, fan4 shares pins with the fdc interface */
2086 fan3pin = 1;
2087 fan4pin = !(superio_inb(sio_data->sioreg, 0x2A) & 0x80);
2088 fan4min = 0;
2089 fan5pin = 0;
2090 } else if (sio_data->kind == nct6776) {
2091 fan3pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x40);
2092 fan4pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x01);
2093 fan5pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x02);
2094 fan4min = fan4pin;
2095 } else if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b) {
2096 fan3pin = 1;
2097 fan4pin = superio_inb(sio_data->sioreg, 0x27) & 0x40;
2098 fan5pin = superio_inb(sio_data->sioreg, 0x27) & 0x20;
2099 fan4min = fan4pin;
2100 } else {
2101 fan3pin = 1;
2102 fan4pin = !(superio_inb(sio_data->sioreg, 0x29) & 0x06);
2103 fan5pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x02);
2104 fan4min = fan4pin;
2105 }
2106
2107 if (fan_debounce &&
2108 (sio_data->kind == nct6775 || sio_data->kind == nct6776)) {
2109 u8 tmp;
2110
2111 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2112 tmp = superio_inb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE);
2113 if (sio_data->kind == nct6776)
2114 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2115 0x3e | tmp);
2116 else
2117 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2118 0x1e | tmp);
2119 pr_info("Enabled fan debounce for chip %s\n", data->name);
2120 }
2121
2122 superio_exit(sio_data->sioreg);
2123
2124 /* It looks like fan4 and fan5 pins can be alternatively used
2125 as fan on/off switches, but fan5 control is write only :/
2126 We assume that if the serial interface is disabled, designers
2127 connected fan5 as input unless they are emitting log 1, which
2128 is not the default. */
2129
2130 data->has_fan = data->has_fan_min = 0x03; /* fan1 and fan2 */
2131
2132 data->has_fan |= (fan3pin << 2);
2133 data->has_fan_min |= (fan3pin << 2);
2134
2135 /*
2136 * NCT6775F and NCT6776F don't have the W83627EHF_REG_FANDIV1 register
2137 */
2138 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2139 data->has_fan |= (fan4pin << 3) | (fan5pin << 4);
2140 data->has_fan_min |= (fan4min << 3) | (fan5pin << 4);
2141 } else {
2142 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
2143 if ((i & (1 << 2)) && fan4pin) {
2144 data->has_fan |= (1 << 3);
2145 data->has_fan_min |= (1 << 3);
2146 }
2147 if (!(i & (1 << 1)) && fan5pin) {
2148 data->has_fan |= (1 << 4);
2149 data->has_fan_min |= (1 << 4);
2150 }
2151 }
2152
2153 /* Read fan clock dividers immediately */
2154 w83627ehf_update_fan_div_common(dev, data);
2155
2156 /* Read pwm data to save original values */
2157 w83627ehf_update_pwm_common(dev, data);
2158 for (i = 0; i < data->pwm_num; i++)
2159 data->pwm_enable_orig[i] = data->pwm_enable[i];
2160
2161 /* Read pwm data to save original values */
2162 w83627ehf_update_pwm_common(dev, data);
2163 for (i = 0; i < data->pwm_num; i++)
2164 data->pwm_enable_orig[i] = data->pwm_enable[i];
2165
2166 /* Register sysfs hooks */
2167 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++) {
2168 err = device_create_file(dev, &sda_sf3_arrays[i].dev_attr);
2169 if (err)
2170 goto exit_remove;
2171 }
2172
2173 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
2174 struct sensor_device_attribute *attr =
2175 &sda_sf3_max_step_arrays[i];
2176 if (data->REG_FAN_STEP_OUTPUT &&
2177 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff) {
2178 err = device_create_file(dev, &attr->dev_attr);
2179 if (err)
2180 goto exit_remove;
2181 }
2182 }
2183 /* if fan4 is enabled create the sf3 files for it */
2184 if ((data->has_fan & (1 << 3)) && data->pwm_num >= 4)
2185 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++) {
2186 err = device_create_file(dev,
2187 &sda_sf3_arrays_fan4[i].dev_attr);
2188 if (err)
2189 goto exit_remove;
2190 }
2191
2192 for (i = 0; i < data->in_num; i++) {
2193 if ((i == 6) && data->in6_skip)
2194 continue;
2195 if ((err = device_create_file(dev, &sda_in_input[i].dev_attr))
2196 || (err = device_create_file(dev,
2197 &sda_in_alarm[i].dev_attr))
2198 || (err = device_create_file(dev,
2199 &sda_in_min[i].dev_attr))
2200 || (err = device_create_file(dev,
2201 &sda_in_max[i].dev_attr)))
2202 goto exit_remove;
2203 }
2204
2205 for (i = 0; i < 5; i++) {
2206 if (data->has_fan & (1 << i)) {
2207 if ((err = device_create_file(dev,
2208 &sda_fan_input[i].dev_attr))
2209 || (err = device_create_file(dev,
2210 &sda_fan_alarm[i].dev_attr)))
2211 goto exit_remove;
2212 if (sio_data->kind != nct6776) {
2213 err = device_create_file(dev,
2214 &sda_fan_div[i].dev_attr);
2215 if (err)
2216 goto exit_remove;
2217 }
2218 if (data->has_fan_min & (1 << i)) {
2219 err = device_create_file(dev,
2220 &sda_fan_min[i].dev_attr);
2221 if (err)
2222 goto exit_remove;
2223 }
2224 if (i < data->pwm_num &&
2225 ((err = device_create_file(dev,
2226 &sda_pwm[i].dev_attr))
2227 || (err = device_create_file(dev,
2228 &sda_pwm_mode[i].dev_attr))
2229 || (err = device_create_file(dev,
2230 &sda_pwm_enable[i].dev_attr))
2231 || (err = device_create_file(dev,
2232 &sda_target_temp[i].dev_attr))
2233 || (err = device_create_file(dev,
2234 &sda_tolerance[i].dev_attr))))
2235 goto exit_remove;
2236 }
2237 }
2238
2239 for (i = 0; i < NUM_REG_TEMP; i++) {
2240 if (!(data->have_temp & (1 << i)))
2241 continue;
2242 err = device_create_file(dev, &sda_temp_input[i].dev_attr);
2243 if (err)
2244 goto exit_remove;
2245 if (data->temp_label) {
2246 err = device_create_file(dev,
2247 &sda_temp_label[i].dev_attr);
2248 if (err)
2249 goto exit_remove;
2250 }
2251 if (data->reg_temp_over[i]) {
2252 err = device_create_file(dev,
2253 &sda_temp_max[i].dev_attr);
2254 if (err)
2255 goto exit_remove;
2256 }
2257 if (data->reg_temp_hyst[i]) {
2258 err = device_create_file(dev,
2259 &sda_temp_max_hyst[i].dev_attr);
2260 if (err)
2261 goto exit_remove;
2262 }
2263 if (i > 2)
2264 continue;
2265 if ((err = device_create_file(dev,
2266 &sda_temp_alarm[i].dev_attr))
2267 || (err = device_create_file(dev,
2268 &sda_temp_type[i].dev_attr)))
2269 goto exit_remove;
2270 }
2271
2272 err = device_create_file(dev, &dev_attr_name);
2273 if (err)
2274 goto exit_remove;
2275
2276 data->hwmon_dev = hwmon_device_register(dev);
2277 if (IS_ERR(data->hwmon_dev)) {
2278 err = PTR_ERR(data->hwmon_dev);
2279 goto exit_remove;
2280 }
2281
2282 return 0;
2283
2284exit_remove:
2285 w83627ehf_device_remove_files(dev);
2286 kfree(data);
2287 platform_set_drvdata(pdev, NULL);
2288exit_release:
2289 release_region(res->start, IOREGION_LENGTH);
2290exit:
2291 return err;
2292}
2293
2294static int __devexit w83627ehf_remove(struct platform_device *pdev)
2295{
2296 struct w83627ehf_data *data = platform_get_drvdata(pdev);
2297
2298 hwmon_device_unregister(data->hwmon_dev);
2299 w83627ehf_device_remove_files(&pdev->dev);
2300 release_region(data->addr, IOREGION_LENGTH);
2301 platform_set_drvdata(pdev, NULL);
2302 kfree(data);
2303
2304 return 0;
2305}
2306
2307static struct platform_driver w83627ehf_driver = {
2308 .driver = {
2309 .owner = THIS_MODULE,
2310 .name = DRVNAME,
2311 },
2312 .probe = w83627ehf_probe,
2313 .remove = __devexit_p(w83627ehf_remove),
2314};
2315
2316/* w83627ehf_find() looks for a '627 in the Super-I/O config space */
2317static int __init w83627ehf_find(int sioaddr, unsigned short *addr,
2318 struct w83627ehf_sio_data *sio_data)
2319{
2320 static const char __initdata sio_name_W83627EHF[] = "W83627EHF";
2321 static const char __initdata sio_name_W83627EHG[] = "W83627EHG";
2322 static const char __initdata sio_name_W83627DHG[] = "W83627DHG";
2323 static const char __initdata sio_name_W83627DHG_P[] = "W83627DHG-P";
2324 static const char __initdata sio_name_W83667HG[] = "W83667HG";
2325 static const char __initdata sio_name_W83667HG_B[] = "W83667HG-B";
2326 static const char __initdata sio_name_NCT6775[] = "NCT6775F";
2327 static const char __initdata sio_name_NCT6776[] = "NCT6776F";
2328
2329 u16 val;
2330 const char *sio_name;
2331
2332 superio_enter(sioaddr);
2333
2334 if (force_id)
2335 val = force_id;
2336 else
2337 val = (superio_inb(sioaddr, SIO_REG_DEVID) << 8)
2338 | superio_inb(sioaddr, SIO_REG_DEVID + 1);
2339 switch (val & SIO_ID_MASK) {
2340 case SIO_W83627EHF_ID:
2341 sio_data->kind = w83627ehf;
2342 sio_name = sio_name_W83627EHF;
2343 break;
2344 case SIO_W83627EHG_ID:
2345 sio_data->kind = w83627ehf;
2346 sio_name = sio_name_W83627EHG;
2347 break;
2348 case SIO_W83627DHG_ID:
2349 sio_data->kind = w83627dhg;
2350 sio_name = sio_name_W83627DHG;
2351 break;
2352 case SIO_W83627DHG_P_ID:
2353 sio_data->kind = w83627dhg_p;
2354 sio_name = sio_name_W83627DHG_P;
2355 break;
2356 case SIO_W83667HG_ID:
2357 sio_data->kind = w83667hg;
2358 sio_name = sio_name_W83667HG;
2359 break;
2360 case SIO_W83667HG_B_ID:
2361 sio_data->kind = w83667hg_b;
2362 sio_name = sio_name_W83667HG_B;
2363 break;
2364 case SIO_NCT6775_ID:
2365 sio_data->kind = nct6775;
2366 sio_name = sio_name_NCT6775;
2367 break;
2368 case SIO_NCT6776_ID:
2369 sio_data->kind = nct6776;
2370 sio_name = sio_name_NCT6776;
2371 break;
2372 default:
2373 if (val != 0xffff)
2374 pr_debug("unsupported chip ID: 0x%04x\n", val);
2375 superio_exit(sioaddr);
2376 return -ENODEV;
2377 }
2378
2379 /* We have a known chip, find the HWM I/O address */
2380 superio_select(sioaddr, W83627EHF_LD_HWM);
2381 val = (superio_inb(sioaddr, SIO_REG_ADDR) << 8)
2382 | superio_inb(sioaddr, SIO_REG_ADDR + 1);
2383 *addr = val & IOREGION_ALIGNMENT;
2384 if (*addr == 0) {
2385 pr_err("Refusing to enable a Super-I/O device with a base I/O port 0\n");
2386 superio_exit(sioaddr);
2387 return -ENODEV;
2388 }
2389
2390 /* Activate logical device if needed */
2391 val = superio_inb(sioaddr, SIO_REG_ENABLE);
2392 if (!(val & 0x01)) {
2393 pr_warn("Forcibly enabling Super-I/O. "
2394 "Sensor is probably unusable.\n");
2395 superio_outb(sioaddr, SIO_REG_ENABLE, val | 0x01);
2396 }
2397
2398 superio_exit(sioaddr);
2399 pr_info("Found %s chip at %#x\n", sio_name, *addr);
2400 sio_data->sioreg = sioaddr;
2401
2402 return 0;
2403}
2404
2405/* when Super-I/O functions move to a separate file, the Super-I/O
2406 * bus will manage the lifetime of the device and this module will only keep
2407 * track of the w83627ehf driver. But since we platform_device_alloc(), we
2408 * must keep track of the device */
2409static struct platform_device *pdev;
2410
2411static int __init sensors_w83627ehf_init(void)
2412{
2413 int err;
2414 unsigned short address;
2415 struct resource res;
2416 struct w83627ehf_sio_data sio_data;
2417
2418 /* initialize sio_data->kind and sio_data->sioreg.
2419 *
2420 * when Super-I/O functions move to a separate file, the Super-I/O
2421 * driver will probe 0x2e and 0x4e and auto-detect the presence of a
2422 * w83627ehf hardware monitor, and call probe() */
2423 if (w83627ehf_find(0x2e, &address, &sio_data) &&
2424 w83627ehf_find(0x4e, &address, &sio_data))
2425 return -ENODEV;
2426
2427 err = platform_driver_register(&w83627ehf_driver);
2428 if (err)
2429 goto exit;
2430
2431 pdev = platform_device_alloc(DRVNAME, address);
2432 if (!pdev) {
2433 err = -ENOMEM;
2434 pr_err("Device allocation failed\n");
2435 goto exit_unregister;
2436 }
2437
2438 err = platform_device_add_data(pdev, &sio_data,
2439 sizeof(struct w83627ehf_sio_data));
2440 if (err) {
2441 pr_err("Platform data allocation failed\n");
2442 goto exit_device_put;
2443 }
2444
2445 memset(&res, 0, sizeof(res));
2446 res.name = DRVNAME;
2447 res.start = address + IOREGION_OFFSET;
2448 res.end = address + IOREGION_OFFSET + IOREGION_LENGTH - 1;
2449 res.flags = IORESOURCE_IO;
2450
2451 err = acpi_check_resource_conflict(&res);
2452 if (err)
2453 goto exit_device_put;
2454
2455 err = platform_device_add_resources(pdev, &res, 1);
2456 if (err) {
2457 pr_err("Device resource addition failed (%d)\n", err);
2458 goto exit_device_put;
2459 }
2460
2461 /* platform_device_add calls probe() */
2462 err = platform_device_add(pdev);
2463 if (err) {
2464 pr_err("Device addition failed (%d)\n", err);
2465 goto exit_device_put;
2466 }
2467
2468 return 0;
2469
2470exit_device_put:
2471 platform_device_put(pdev);
2472exit_unregister:
2473 platform_driver_unregister(&w83627ehf_driver);
2474exit:
2475 return err;
2476}
2477
2478static void __exit sensors_w83627ehf_exit(void)
2479{
2480 platform_device_unregister(pdev);
2481 platform_driver_unregister(&w83627ehf_driver);
2482}
2483
2484MODULE_AUTHOR("Jean Delvare <khali@linux-fr.org>");
2485MODULE_DESCRIPTION("W83627EHF driver");
2486MODULE_LICENSE("GPL");
2487
2488module_init(sensors_w83627ehf_init);
2489module_exit(sensors_w83627ehf_exit);
1/*
2 * w83627ehf - Driver for the hardware monitoring functionality of
3 * the Winbond W83627EHF Super-I/O chip
4 * Copyright (C) 2005-2011 Jean Delvare <khali@linux-fr.org>
5 * Copyright (C) 2006 Yuan Mu (Winbond),
6 * Rudolf Marek <r.marek@assembler.cz>
7 * David Hubbard <david.c.hubbard@gmail.com>
8 * Daniel J Blueman <daniel.blueman@gmail.com>
9 * Copyright (C) 2010 Sheng-Yuan Huang (Nuvoton) (PS00)
10 *
11 * Shamelessly ripped from the w83627hf driver
12 * Copyright (C) 2003 Mark Studebaker
13 *
14 * Thanks to Leon Moonen, Steve Cliffe and Grant Coady for their help
15 * in testing and debugging this driver.
16 *
17 * This driver also supports the W83627EHG, which is the lead-free
18 * version of the W83627EHF.
19 *
20 * This program is free software; you can redistribute it and/or modify
21 * it under the terms of the GNU General Public License as published by
22 * the Free Software Foundation; either version 2 of the License, or
23 * (at your option) any later version.
24 *
25 * This program is distributed in the hope that it will be useful,
26 * but WITHOUT ANY WARRANTY; without even the implied warranty of
27 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 * GNU General Public License for more details.
29 *
30 * You should have received a copy of the GNU General Public License
31 * along with this program; if not, write to the Free Software
32 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
33 *
34 * Supports the following chips:
35 *
36 * Chip #vin #fan #pwm #temp chip IDs man ID
37 * w83627ehf 10 5 4 3 0x8850 0x88 0x5ca3
38 * 0x8860 0xa1
39 * w83627dhg 9 5 4 3 0xa020 0xc1 0x5ca3
40 * w83627dhg-p 9 5 4 3 0xb070 0xc1 0x5ca3
41 * w83627uhg 8 2 2 3 0xa230 0xc1 0x5ca3
42 * w83667hg 9 5 3 3 0xa510 0xc1 0x5ca3
43 * w83667hg-b 9 5 3 4 0xb350 0xc1 0x5ca3
44 * nct6775f 9 4 3 9 0xb470 0xc1 0x5ca3
45 * nct6776f 9 5 3 9 0xC330 0xc1 0x5ca3
46 */
47
48#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
49
50#include <linux/module.h>
51#include <linux/init.h>
52#include <linux/slab.h>
53#include <linux/jiffies.h>
54#include <linux/platform_device.h>
55#include <linux/hwmon.h>
56#include <linux/hwmon-sysfs.h>
57#include <linux/hwmon-vid.h>
58#include <linux/err.h>
59#include <linux/mutex.h>
60#include <linux/acpi.h>
61#include <linux/io.h>
62#include "lm75.h"
63
64enum kinds {
65 w83627ehf, w83627dhg, w83627dhg_p, w83627uhg,
66 w83667hg, w83667hg_b, nct6775, nct6776,
67};
68
69/* used to set data->name = w83627ehf_device_names[data->sio_kind] */
70static const char * const w83627ehf_device_names[] = {
71 "w83627ehf",
72 "w83627dhg",
73 "w83627dhg",
74 "w83627uhg",
75 "w83667hg",
76 "w83667hg",
77 "nct6775",
78 "nct6776",
79};
80
81static unsigned short force_id;
82module_param(force_id, ushort, 0);
83MODULE_PARM_DESC(force_id, "Override the detected device ID");
84
85static unsigned short fan_debounce;
86module_param(fan_debounce, ushort, 0);
87MODULE_PARM_DESC(fan_debounce, "Enable debouncing for fan RPM signal");
88
89#define DRVNAME "w83627ehf"
90
91/*
92 * Super-I/O constants and functions
93 */
94
95#define W83627EHF_LD_HWM 0x0b
96#define W83667HG_LD_VID 0x0d
97
98#define SIO_REG_LDSEL 0x07 /* Logical device select */
99#define SIO_REG_DEVID 0x20 /* Device ID (2 bytes) */
100#define SIO_REG_EN_VRM10 0x2C /* GPIO3, GPIO4 selection */
101#define SIO_REG_ENABLE 0x30 /* Logical device enable */
102#define SIO_REG_ADDR 0x60 /* Logical device address (2 bytes) */
103#define SIO_REG_VID_CTRL 0xF0 /* VID control */
104#define SIO_REG_VID_DATA 0xF1 /* VID data */
105
106#define SIO_W83627EHF_ID 0x8850
107#define SIO_W83627EHG_ID 0x8860
108#define SIO_W83627DHG_ID 0xa020
109#define SIO_W83627DHG_P_ID 0xb070
110#define SIO_W83627UHG_ID 0xa230
111#define SIO_W83667HG_ID 0xa510
112#define SIO_W83667HG_B_ID 0xb350
113#define SIO_NCT6775_ID 0xb470
114#define SIO_NCT6776_ID 0xc330
115#define SIO_ID_MASK 0xFFF0
116
117static inline void
118superio_outb(int ioreg, int reg, int val)
119{
120 outb(reg, ioreg);
121 outb(val, ioreg + 1);
122}
123
124static inline int
125superio_inb(int ioreg, int reg)
126{
127 outb(reg, ioreg);
128 return inb(ioreg + 1);
129}
130
131static inline void
132superio_select(int ioreg, int ld)
133{
134 outb(SIO_REG_LDSEL, ioreg);
135 outb(ld, ioreg + 1);
136}
137
138static inline void
139superio_enter(int ioreg)
140{
141 outb(0x87, ioreg);
142 outb(0x87, ioreg);
143}
144
145static inline void
146superio_exit(int ioreg)
147{
148 outb(0xaa, ioreg);
149 outb(0x02, ioreg);
150 outb(0x02, ioreg + 1);
151}
152
153/*
154 * ISA constants
155 */
156
157#define IOREGION_ALIGNMENT (~7)
158#define IOREGION_OFFSET 5
159#define IOREGION_LENGTH 2
160#define ADDR_REG_OFFSET 0
161#define DATA_REG_OFFSET 1
162
163#define W83627EHF_REG_BANK 0x4E
164#define W83627EHF_REG_CONFIG 0x40
165
166/*
167 * Not currently used:
168 * REG_MAN_ID has the value 0x5ca3 for all supported chips.
169 * REG_CHIP_ID == 0x88/0xa1/0xc1 depending on chip model.
170 * REG_MAN_ID is at port 0x4f
171 * REG_CHIP_ID is at port 0x58
172 */
173
174static const u16 W83627EHF_REG_FAN[] = { 0x28, 0x29, 0x2a, 0x3f, 0x553 };
175static const u16 W83627EHF_REG_FAN_MIN[] = { 0x3b, 0x3c, 0x3d, 0x3e, 0x55c };
176
177/* The W83627EHF registers for nr=7,8,9 are in bank 5 */
178#define W83627EHF_REG_IN_MAX(nr) ((nr < 7) ? (0x2b + (nr) * 2) : \
179 (0x554 + (((nr) - 7) * 2)))
180#define W83627EHF_REG_IN_MIN(nr) ((nr < 7) ? (0x2c + (nr) * 2) : \
181 (0x555 + (((nr) - 7) * 2)))
182#define W83627EHF_REG_IN(nr) ((nr < 7) ? (0x20 + (nr)) : \
183 (0x550 + (nr) - 7))
184
185static const u16 W83627EHF_REG_TEMP[] = { 0x27, 0x150, 0x250, 0x7e };
186static const u16 W83627EHF_REG_TEMP_HYST[] = { 0x3a, 0x153, 0x253, 0 };
187static const u16 W83627EHF_REG_TEMP_OVER[] = { 0x39, 0x155, 0x255, 0 };
188static const u16 W83627EHF_REG_TEMP_CONFIG[] = { 0, 0x152, 0x252, 0 };
189
190/* Fan clock dividers are spread over the following five registers */
191#define W83627EHF_REG_FANDIV1 0x47
192#define W83627EHF_REG_FANDIV2 0x4B
193#define W83627EHF_REG_VBAT 0x5D
194#define W83627EHF_REG_DIODE 0x59
195#define W83627EHF_REG_SMI_OVT 0x4C
196
197/* NCT6775F has its own fan divider registers */
198#define NCT6775_REG_FANDIV1 0x506
199#define NCT6775_REG_FANDIV2 0x507
200#define NCT6775_REG_FAN_DEBOUNCE 0xf0
201
202#define W83627EHF_REG_ALARM1 0x459
203#define W83627EHF_REG_ALARM2 0x45A
204#define W83627EHF_REG_ALARM3 0x45B
205
206#define W83627EHF_REG_CASEOPEN_DET 0x42 /* SMI STATUS #2 */
207#define W83627EHF_REG_CASEOPEN_CLR 0x46 /* SMI MASK #3 */
208
209/* SmartFan registers */
210#define W83627EHF_REG_FAN_STEPUP_TIME 0x0f
211#define W83627EHF_REG_FAN_STEPDOWN_TIME 0x0e
212
213/* DC or PWM output fan configuration */
214static const u8 W83627EHF_REG_PWM_ENABLE[] = {
215 0x04, /* SYS FAN0 output mode and PWM mode */
216 0x04, /* CPU FAN0 output mode and PWM mode */
217 0x12, /* AUX FAN mode */
218 0x62, /* CPU FAN1 mode */
219};
220
221static const u8 W83627EHF_PWM_MODE_SHIFT[] = { 0, 1, 0, 6 };
222static const u8 W83627EHF_PWM_ENABLE_SHIFT[] = { 2, 4, 1, 4 };
223
224/* FAN Duty Cycle, be used to control */
225static const u16 W83627EHF_REG_PWM[] = { 0x01, 0x03, 0x11, 0x61 };
226static const u16 W83627EHF_REG_TARGET[] = { 0x05, 0x06, 0x13, 0x63 };
227static const u8 W83627EHF_REG_TOLERANCE[] = { 0x07, 0x07, 0x14, 0x62 };
228
229/* Advanced Fan control, some values are common for all fans */
230static const u16 W83627EHF_REG_FAN_START_OUTPUT[] = { 0x0a, 0x0b, 0x16, 0x65 };
231static const u16 W83627EHF_REG_FAN_STOP_OUTPUT[] = { 0x08, 0x09, 0x15, 0x64 };
232static const u16 W83627EHF_REG_FAN_STOP_TIME[] = { 0x0c, 0x0d, 0x17, 0x66 };
233
234static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON[]
235 = { 0xff, 0x67, 0xff, 0x69 };
236static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON[]
237 = { 0xff, 0x68, 0xff, 0x6a };
238
239static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B[] = { 0x67, 0x69, 0x6b };
240static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B[]
241 = { 0x68, 0x6a, 0x6c };
242
243static const u16 W83627EHF_REG_TEMP_OFFSET[] = { 0x454, 0x455, 0x456 };
244
245static const u16 NCT6775_REG_TARGET[] = { 0x101, 0x201, 0x301 };
246static const u16 NCT6775_REG_FAN_MODE[] = { 0x102, 0x202, 0x302 };
247static const u16 NCT6775_REG_FAN_STOP_OUTPUT[] = { 0x105, 0x205, 0x305 };
248static const u16 NCT6775_REG_FAN_START_OUTPUT[] = { 0x106, 0x206, 0x306 };
249static const u16 NCT6775_REG_FAN_STOP_TIME[] = { 0x107, 0x207, 0x307 };
250static const u16 NCT6775_REG_PWM[] = { 0x109, 0x209, 0x309 };
251static const u16 NCT6775_REG_FAN_MAX_OUTPUT[] = { 0x10a, 0x20a, 0x30a };
252static const u16 NCT6775_REG_FAN_STEP_OUTPUT[] = { 0x10b, 0x20b, 0x30b };
253static const u16 NCT6775_REG_FAN[] = { 0x630, 0x632, 0x634, 0x636, 0x638 };
254static const u16 NCT6776_REG_FAN_MIN[] = { 0x63a, 0x63c, 0x63e, 0x640, 0x642};
255
256static const u16 NCT6775_REG_TEMP[]
257 = { 0x27, 0x150, 0x250, 0x73, 0x75, 0x77, 0x62b, 0x62c, 0x62d };
258static const u16 NCT6775_REG_TEMP_CONFIG[]
259 = { 0, 0x152, 0x252, 0, 0, 0, 0x628, 0x629, 0x62A };
260static const u16 NCT6775_REG_TEMP_HYST[]
261 = { 0x3a, 0x153, 0x253, 0, 0, 0, 0x673, 0x678, 0x67D };
262static const u16 NCT6775_REG_TEMP_OVER[]
263 = { 0x39, 0x155, 0x255, 0, 0, 0, 0x672, 0x677, 0x67C };
264static const u16 NCT6775_REG_TEMP_SOURCE[]
265 = { 0x621, 0x622, 0x623, 0x100, 0x200, 0x300, 0x624, 0x625, 0x626 };
266
267static const char *const w83667hg_b_temp_label[] = {
268 "SYSTIN",
269 "CPUTIN",
270 "AUXTIN",
271 "AMDTSI",
272 "PECI Agent 1",
273 "PECI Agent 2",
274 "PECI Agent 3",
275 "PECI Agent 4"
276};
277
278static const char *const nct6775_temp_label[] = {
279 "",
280 "SYSTIN",
281 "CPUTIN",
282 "AUXTIN",
283 "AMD SB-TSI",
284 "PECI Agent 0",
285 "PECI Agent 1",
286 "PECI Agent 2",
287 "PECI Agent 3",
288 "PECI Agent 4",
289 "PECI Agent 5",
290 "PECI Agent 6",
291 "PECI Agent 7",
292 "PCH_CHIP_CPU_MAX_TEMP",
293 "PCH_CHIP_TEMP",
294 "PCH_CPU_TEMP",
295 "PCH_MCH_TEMP",
296 "PCH_DIM0_TEMP",
297 "PCH_DIM1_TEMP",
298 "PCH_DIM2_TEMP",
299 "PCH_DIM3_TEMP"
300};
301
302static const char *const nct6776_temp_label[] = {
303 "",
304 "SYSTIN",
305 "CPUTIN",
306 "AUXTIN",
307 "SMBUSMASTER 0",
308 "SMBUSMASTER 1",
309 "SMBUSMASTER 2",
310 "SMBUSMASTER 3",
311 "SMBUSMASTER 4",
312 "SMBUSMASTER 5",
313 "SMBUSMASTER 6",
314 "SMBUSMASTER 7",
315 "PECI Agent 0",
316 "PECI Agent 1",
317 "PCH_CHIP_CPU_MAX_TEMP",
318 "PCH_CHIP_TEMP",
319 "PCH_CPU_TEMP",
320 "PCH_MCH_TEMP",
321 "PCH_DIM0_TEMP",
322 "PCH_DIM1_TEMP",
323 "PCH_DIM2_TEMP",
324 "PCH_DIM3_TEMP",
325 "BYTE_TEMP"
326};
327
328#define NUM_REG_TEMP ARRAY_SIZE(NCT6775_REG_TEMP)
329
330static int is_word_sized(u16 reg)
331{
332 return ((((reg & 0xff00) == 0x100
333 || (reg & 0xff00) == 0x200)
334 && ((reg & 0x00ff) == 0x50
335 || (reg & 0x00ff) == 0x53
336 || (reg & 0x00ff) == 0x55))
337 || (reg & 0xfff0) == 0x630
338 || reg == 0x640 || reg == 0x642
339 || ((reg & 0xfff0) == 0x650
340 && (reg & 0x000f) >= 0x06)
341 || reg == 0x73 || reg == 0x75 || reg == 0x77
342 );
343}
344
345/*
346 * Conversions
347 */
348
349/* 1 is PWM mode, output in ms */
350static inline unsigned int step_time_from_reg(u8 reg, u8 mode)
351{
352 return mode ? 100 * reg : 400 * reg;
353}
354
355static inline u8 step_time_to_reg(unsigned int msec, u8 mode)
356{
357 return SENSORS_LIMIT((mode ? (msec + 50) / 100 :
358 (msec + 200) / 400), 1, 255);
359}
360
361static unsigned int fan_from_reg8(u16 reg, unsigned int divreg)
362{
363 if (reg == 0 || reg == 255)
364 return 0;
365 return 1350000U / (reg << divreg);
366}
367
368static unsigned int fan_from_reg13(u16 reg, unsigned int divreg)
369{
370 if ((reg & 0xff1f) == 0xff1f)
371 return 0;
372
373 reg = (reg & 0x1f) | ((reg & 0xff00) >> 3);
374
375 if (reg == 0)
376 return 0;
377
378 return 1350000U / reg;
379}
380
381static unsigned int fan_from_reg16(u16 reg, unsigned int divreg)
382{
383 if (reg == 0 || reg == 0xffff)
384 return 0;
385
386 /*
387 * Even though the registers are 16 bit wide, the fan divisor
388 * still applies.
389 */
390 return 1350000U / (reg << divreg);
391}
392
393static inline unsigned int
394div_from_reg(u8 reg)
395{
396 return 1 << reg;
397}
398
399/*
400 * Some of the voltage inputs have internal scaling, the tables below
401 * contain 8 (the ADC LSB in mV) * scaling factor * 100
402 */
403static const u16 scale_in_common[10] = {
404 800, 800, 1600, 1600, 800, 800, 800, 1600, 1600, 800
405};
406static const u16 scale_in_w83627uhg[9] = {
407 800, 800, 3328, 3424, 800, 800, 0, 3328, 3400
408};
409
410static inline long in_from_reg(u8 reg, u8 nr, const u16 *scale_in)
411{
412 return DIV_ROUND_CLOSEST(reg * scale_in[nr], 100);
413}
414
415static inline u8 in_to_reg(u32 val, u8 nr, const u16 *scale_in)
416{
417 return SENSORS_LIMIT(DIV_ROUND_CLOSEST(val * 100, scale_in[nr]), 0,
418 255);
419}
420
421/*
422 * Data structures and manipulation thereof
423 */
424
425struct w83627ehf_data {
426 int addr; /* IO base of hw monitor block */
427 const char *name;
428
429 struct device *hwmon_dev;
430 struct mutex lock;
431
432 u16 reg_temp[NUM_REG_TEMP];
433 u16 reg_temp_over[NUM_REG_TEMP];
434 u16 reg_temp_hyst[NUM_REG_TEMP];
435 u16 reg_temp_config[NUM_REG_TEMP];
436 u8 temp_src[NUM_REG_TEMP];
437 const char * const *temp_label;
438
439 const u16 *REG_PWM;
440 const u16 *REG_TARGET;
441 const u16 *REG_FAN;
442 const u16 *REG_FAN_MIN;
443 const u16 *REG_FAN_START_OUTPUT;
444 const u16 *REG_FAN_STOP_OUTPUT;
445 const u16 *REG_FAN_STOP_TIME;
446 const u16 *REG_FAN_MAX_OUTPUT;
447 const u16 *REG_FAN_STEP_OUTPUT;
448 const u16 *scale_in;
449
450 unsigned int (*fan_from_reg)(u16 reg, unsigned int divreg);
451 unsigned int (*fan_from_reg_min)(u16 reg, unsigned int divreg);
452
453 struct mutex update_lock;
454 char valid; /* !=0 if following fields are valid */
455 unsigned long last_updated; /* In jiffies */
456
457 /* Register values */
458 u8 bank; /* current register bank */
459 u8 in_num; /* number of in inputs we have */
460 u8 in[10]; /* Register value */
461 u8 in_max[10]; /* Register value */
462 u8 in_min[10]; /* Register value */
463 unsigned int rpm[5];
464 u16 fan_min[5];
465 u8 fan_div[5];
466 u8 has_fan; /* some fan inputs can be disabled */
467 u8 has_fan_min; /* some fans don't have min register */
468 bool has_fan_div;
469 u8 temp_type[3];
470 s8 temp_offset[3];
471 s16 temp[9];
472 s16 temp_max[9];
473 s16 temp_max_hyst[9];
474 u32 alarms;
475 u8 caseopen;
476
477 u8 pwm_mode[4]; /* 0->DC variable voltage, 1->PWM variable duty cycle */
478 u8 pwm_enable[4]; /* 1->manual
479 * 2->thermal cruise mode (also called SmartFan I)
480 * 3->fan speed cruise mode
481 * 4->variable thermal cruise (also called
482 * SmartFan III)
483 * 5->enhanced variable thermal cruise (also called
484 * SmartFan IV)
485 */
486 u8 pwm_enable_orig[4]; /* original value of pwm_enable */
487 u8 pwm_num; /* number of pwm */
488 u8 pwm[4];
489 u8 target_temp[4];
490 u8 tolerance[4];
491
492 u8 fan_start_output[4]; /* minimum fan speed when spinning up */
493 u8 fan_stop_output[4]; /* minimum fan speed when spinning down */
494 u8 fan_stop_time[4]; /* time at minimum before disabling fan */
495 u8 fan_max_output[4]; /* maximum fan speed */
496 u8 fan_step_output[4]; /* rate of change output value */
497
498 u8 vid;
499 u8 vrm;
500
501 u16 have_temp;
502 u16 have_temp_offset;
503 u8 in6_skip:1;
504 u8 temp3_val_only:1;
505};
506
507struct w83627ehf_sio_data {
508 int sioreg;
509 enum kinds kind;
510};
511
512/*
513 * On older chips, only registers 0x50-0x5f are banked.
514 * On more recent chips, all registers are banked.
515 * Assume that is the case and set the bank number for each access.
516 * Cache the bank number so it only needs to be set if it changes.
517 */
518static inline void w83627ehf_set_bank(struct w83627ehf_data *data, u16 reg)
519{
520 u8 bank = reg >> 8;
521 if (data->bank != bank) {
522 outb_p(W83627EHF_REG_BANK, data->addr + ADDR_REG_OFFSET);
523 outb_p(bank, data->addr + DATA_REG_OFFSET);
524 data->bank = bank;
525 }
526}
527
528static u16 w83627ehf_read_value(struct w83627ehf_data *data, u16 reg)
529{
530 int res, word_sized = is_word_sized(reg);
531
532 mutex_lock(&data->lock);
533
534 w83627ehf_set_bank(data, reg);
535 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
536 res = inb_p(data->addr + DATA_REG_OFFSET);
537 if (word_sized) {
538 outb_p((reg & 0xff) + 1,
539 data->addr + ADDR_REG_OFFSET);
540 res = (res << 8) + inb_p(data->addr + DATA_REG_OFFSET);
541 }
542
543 mutex_unlock(&data->lock);
544 return res;
545}
546
547static int w83627ehf_write_value(struct w83627ehf_data *data, u16 reg,
548 u16 value)
549{
550 int word_sized = is_word_sized(reg);
551
552 mutex_lock(&data->lock);
553
554 w83627ehf_set_bank(data, reg);
555 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
556 if (word_sized) {
557 outb_p(value >> 8, data->addr + DATA_REG_OFFSET);
558 outb_p((reg & 0xff) + 1,
559 data->addr + ADDR_REG_OFFSET);
560 }
561 outb_p(value & 0xff, data->addr + DATA_REG_OFFSET);
562
563 mutex_unlock(&data->lock);
564 return 0;
565}
566
567/* We left-align 8-bit temperature values to make the code simpler */
568static u16 w83627ehf_read_temp(struct w83627ehf_data *data, u16 reg)
569{
570 u16 res;
571
572 res = w83627ehf_read_value(data, reg);
573 if (!is_word_sized(reg))
574 res <<= 8;
575
576 return res;
577}
578
579static int w83627ehf_write_temp(struct w83627ehf_data *data, u16 reg,
580 u16 value)
581{
582 if (!is_word_sized(reg))
583 value >>= 8;
584 return w83627ehf_write_value(data, reg, value);
585}
586
587/* This function assumes that the caller holds data->update_lock */
588static void nct6775_write_fan_div(struct w83627ehf_data *data, int nr)
589{
590 u8 reg;
591
592 switch (nr) {
593 case 0:
594 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x70)
595 | (data->fan_div[0] & 0x7);
596 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
597 break;
598 case 1:
599 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x7)
600 | ((data->fan_div[1] << 4) & 0x70);
601 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
602 case 2:
603 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x70)
604 | (data->fan_div[2] & 0x7);
605 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
606 break;
607 case 3:
608 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x7)
609 | ((data->fan_div[3] << 4) & 0x70);
610 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
611 break;
612 }
613}
614
615/* This function assumes that the caller holds data->update_lock */
616static void w83627ehf_write_fan_div(struct w83627ehf_data *data, int nr)
617{
618 u8 reg;
619
620 switch (nr) {
621 case 0:
622 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0xcf)
623 | ((data->fan_div[0] & 0x03) << 4);
624 /* fan5 input control bit is write only, compute the value */
625 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
626 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
627 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xdf)
628 | ((data->fan_div[0] & 0x04) << 3);
629 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
630 break;
631 case 1:
632 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0x3f)
633 | ((data->fan_div[1] & 0x03) << 6);
634 /* fan5 input control bit is write only, compute the value */
635 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
636 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
637 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xbf)
638 | ((data->fan_div[1] & 0x04) << 4);
639 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
640 break;
641 case 2:
642 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV2) & 0x3f)
643 | ((data->fan_div[2] & 0x03) << 6);
644 w83627ehf_write_value(data, W83627EHF_REG_FANDIV2, reg);
645 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0x7f)
646 | ((data->fan_div[2] & 0x04) << 5);
647 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
648 break;
649 case 3:
650 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0xfc)
651 | (data->fan_div[3] & 0x03);
652 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
653 reg = (w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT) & 0x7f)
654 | ((data->fan_div[3] & 0x04) << 5);
655 w83627ehf_write_value(data, W83627EHF_REG_SMI_OVT, reg);
656 break;
657 case 4:
658 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0x73)
659 | ((data->fan_div[4] & 0x03) << 2)
660 | ((data->fan_div[4] & 0x04) << 5);
661 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
662 break;
663 }
664}
665
666static void w83627ehf_write_fan_div_common(struct device *dev,
667 struct w83627ehf_data *data, int nr)
668{
669 struct w83627ehf_sio_data *sio_data = dev->platform_data;
670
671 if (sio_data->kind == nct6776)
672 ; /* no dividers, do nothing */
673 else if (sio_data->kind == nct6775)
674 nct6775_write_fan_div(data, nr);
675 else
676 w83627ehf_write_fan_div(data, nr);
677}
678
679static void nct6775_update_fan_div(struct w83627ehf_data *data)
680{
681 u8 i;
682
683 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV1);
684 data->fan_div[0] = i & 0x7;
685 data->fan_div[1] = (i & 0x70) >> 4;
686 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV2);
687 data->fan_div[2] = i & 0x7;
688 if (data->has_fan & (1<<3))
689 data->fan_div[3] = (i & 0x70) >> 4;
690}
691
692static void w83627ehf_update_fan_div(struct w83627ehf_data *data)
693{
694 int i;
695
696 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
697 data->fan_div[0] = (i >> 4) & 0x03;
698 data->fan_div[1] = (i >> 6) & 0x03;
699 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV2);
700 data->fan_div[2] = (i >> 6) & 0x03;
701 i = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
702 data->fan_div[0] |= (i >> 3) & 0x04;
703 data->fan_div[1] |= (i >> 4) & 0x04;
704 data->fan_div[2] |= (i >> 5) & 0x04;
705 if (data->has_fan & ((1 << 3) | (1 << 4))) {
706 i = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
707 data->fan_div[3] = i & 0x03;
708 data->fan_div[4] = ((i >> 2) & 0x03)
709 | ((i >> 5) & 0x04);
710 }
711 if (data->has_fan & (1 << 3)) {
712 i = w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT);
713 data->fan_div[3] |= (i >> 5) & 0x04;
714 }
715}
716
717static void w83627ehf_update_fan_div_common(struct device *dev,
718 struct w83627ehf_data *data)
719{
720 struct w83627ehf_sio_data *sio_data = dev->platform_data;
721
722 if (sio_data->kind == nct6776)
723 ; /* no dividers, do nothing */
724 else if (sio_data->kind == nct6775)
725 nct6775_update_fan_div(data);
726 else
727 w83627ehf_update_fan_div(data);
728}
729
730static void nct6775_update_pwm(struct w83627ehf_data *data)
731{
732 int i;
733 int pwmcfg, fanmodecfg;
734
735 for (i = 0; i < data->pwm_num; i++) {
736 pwmcfg = w83627ehf_read_value(data,
737 W83627EHF_REG_PWM_ENABLE[i]);
738 fanmodecfg = w83627ehf_read_value(data,
739 NCT6775_REG_FAN_MODE[i]);
740 data->pwm_mode[i] =
741 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
742 data->pwm_enable[i] = ((fanmodecfg >> 4) & 7) + 1;
743 data->tolerance[i] = fanmodecfg & 0x0f;
744 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
745 }
746}
747
748static void w83627ehf_update_pwm(struct w83627ehf_data *data)
749{
750 int i;
751 int pwmcfg = 0, tolerance = 0; /* shut up the compiler */
752
753 for (i = 0; i < data->pwm_num; i++) {
754 if (!(data->has_fan & (1 << i)))
755 continue;
756
757 /* pwmcfg, tolerance mapped for i=0, i=1 to same reg */
758 if (i != 1) {
759 pwmcfg = w83627ehf_read_value(data,
760 W83627EHF_REG_PWM_ENABLE[i]);
761 tolerance = w83627ehf_read_value(data,
762 W83627EHF_REG_TOLERANCE[i]);
763 }
764 data->pwm_mode[i] =
765 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
766 data->pwm_enable[i] = ((pwmcfg >> W83627EHF_PWM_ENABLE_SHIFT[i])
767 & 3) + 1;
768 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
769
770 data->tolerance[i] = (tolerance >> (i == 1 ? 4 : 0)) & 0x0f;
771 }
772}
773
774static void w83627ehf_update_pwm_common(struct device *dev,
775 struct w83627ehf_data *data)
776{
777 struct w83627ehf_sio_data *sio_data = dev->platform_data;
778
779 if (sio_data->kind == nct6775 || sio_data->kind == nct6776)
780 nct6775_update_pwm(data);
781 else
782 w83627ehf_update_pwm(data);
783}
784
785static struct w83627ehf_data *w83627ehf_update_device(struct device *dev)
786{
787 struct w83627ehf_data *data = dev_get_drvdata(dev);
788 struct w83627ehf_sio_data *sio_data = dev->platform_data;
789
790 int i;
791
792 mutex_lock(&data->update_lock);
793
794 if (time_after(jiffies, data->last_updated + HZ + HZ/2)
795 || !data->valid) {
796 /* Fan clock dividers */
797 w83627ehf_update_fan_div_common(dev, data);
798
799 /* Measured voltages and limits */
800 for (i = 0; i < data->in_num; i++) {
801 if ((i == 6) && data->in6_skip)
802 continue;
803
804 data->in[i] = w83627ehf_read_value(data,
805 W83627EHF_REG_IN(i));
806 data->in_min[i] = w83627ehf_read_value(data,
807 W83627EHF_REG_IN_MIN(i));
808 data->in_max[i] = w83627ehf_read_value(data,
809 W83627EHF_REG_IN_MAX(i));
810 }
811
812 /* Measured fan speeds and limits */
813 for (i = 0; i < 5; i++) {
814 u16 reg;
815
816 if (!(data->has_fan & (1 << i)))
817 continue;
818
819 reg = w83627ehf_read_value(data, data->REG_FAN[i]);
820 data->rpm[i] = data->fan_from_reg(reg,
821 data->fan_div[i]);
822
823 if (data->has_fan_min & (1 << i))
824 data->fan_min[i] = w83627ehf_read_value(data,
825 data->REG_FAN_MIN[i]);
826
827 /*
828 * If we failed to measure the fan speed and clock
829 * divider can be increased, let's try that for next
830 * time
831 */
832 if (data->has_fan_div
833 && (reg >= 0xff || (sio_data->kind == nct6775
834 && reg == 0x00))
835 && data->fan_div[i] < 0x07) {
836 dev_dbg(dev, "Increasing fan%d "
837 "clock divider from %u to %u\n",
838 i + 1, div_from_reg(data->fan_div[i]),
839 div_from_reg(data->fan_div[i] + 1));
840 data->fan_div[i]++;
841 w83627ehf_write_fan_div_common(dev, data, i);
842 /* Preserve min limit if possible */
843 if ((data->has_fan_min & (1 << i))
844 && data->fan_min[i] >= 2
845 && data->fan_min[i] != 255)
846 w83627ehf_write_value(data,
847 data->REG_FAN_MIN[i],
848 (data->fan_min[i] /= 2));
849 }
850 }
851
852 w83627ehf_update_pwm_common(dev, data);
853
854 for (i = 0; i < data->pwm_num; i++) {
855 if (!(data->has_fan & (1 << i)))
856 continue;
857
858 data->fan_start_output[i] =
859 w83627ehf_read_value(data,
860 data->REG_FAN_START_OUTPUT[i]);
861 data->fan_stop_output[i] =
862 w83627ehf_read_value(data,
863 data->REG_FAN_STOP_OUTPUT[i]);
864 data->fan_stop_time[i] =
865 w83627ehf_read_value(data,
866 data->REG_FAN_STOP_TIME[i]);
867
868 if (data->REG_FAN_MAX_OUTPUT &&
869 data->REG_FAN_MAX_OUTPUT[i] != 0xff)
870 data->fan_max_output[i] =
871 w83627ehf_read_value(data,
872 data->REG_FAN_MAX_OUTPUT[i]);
873
874 if (data->REG_FAN_STEP_OUTPUT &&
875 data->REG_FAN_STEP_OUTPUT[i] != 0xff)
876 data->fan_step_output[i] =
877 w83627ehf_read_value(data,
878 data->REG_FAN_STEP_OUTPUT[i]);
879
880 data->target_temp[i] =
881 w83627ehf_read_value(data,
882 data->REG_TARGET[i]) &
883 (data->pwm_mode[i] == 1 ? 0x7f : 0xff);
884 }
885
886 /* Measured temperatures and limits */
887 for (i = 0; i < NUM_REG_TEMP; i++) {
888 if (!(data->have_temp & (1 << i)))
889 continue;
890 data->temp[i] = w83627ehf_read_temp(data,
891 data->reg_temp[i]);
892 if (data->reg_temp_over[i])
893 data->temp_max[i]
894 = w83627ehf_read_temp(data,
895 data->reg_temp_over[i]);
896 if (data->reg_temp_hyst[i])
897 data->temp_max_hyst[i]
898 = w83627ehf_read_temp(data,
899 data->reg_temp_hyst[i]);
900 if (data->have_temp_offset & (1 << i))
901 data->temp_offset[i]
902 = w83627ehf_read_value(data,
903 W83627EHF_REG_TEMP_OFFSET[i]);
904 }
905
906 data->alarms = w83627ehf_read_value(data,
907 W83627EHF_REG_ALARM1) |
908 (w83627ehf_read_value(data,
909 W83627EHF_REG_ALARM2) << 8) |
910 (w83627ehf_read_value(data,
911 W83627EHF_REG_ALARM3) << 16);
912
913 data->caseopen = w83627ehf_read_value(data,
914 W83627EHF_REG_CASEOPEN_DET);
915
916 data->last_updated = jiffies;
917 data->valid = 1;
918 }
919
920 mutex_unlock(&data->update_lock);
921 return data;
922}
923
924/*
925 * Sysfs callback functions
926 */
927#define show_in_reg(reg) \
928static ssize_t \
929show_##reg(struct device *dev, struct device_attribute *attr, \
930 char *buf) \
931{ \
932 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
933 struct sensor_device_attribute *sensor_attr = \
934 to_sensor_dev_attr(attr); \
935 int nr = sensor_attr->index; \
936 return sprintf(buf, "%ld\n", in_from_reg(data->reg[nr], nr, \
937 data->scale_in)); \
938}
939show_in_reg(in)
940show_in_reg(in_min)
941show_in_reg(in_max)
942
943#define store_in_reg(REG, reg) \
944static ssize_t \
945store_in_##reg(struct device *dev, struct device_attribute *attr, \
946 const char *buf, size_t count) \
947{ \
948 struct w83627ehf_data *data = dev_get_drvdata(dev); \
949 struct sensor_device_attribute *sensor_attr = \
950 to_sensor_dev_attr(attr); \
951 int nr = sensor_attr->index; \
952 unsigned long val; \
953 int err; \
954 err = kstrtoul(buf, 10, &val); \
955 if (err < 0) \
956 return err; \
957 mutex_lock(&data->update_lock); \
958 data->in_##reg[nr] = in_to_reg(val, nr, data->scale_in); \
959 w83627ehf_write_value(data, W83627EHF_REG_IN_##REG(nr), \
960 data->in_##reg[nr]); \
961 mutex_unlock(&data->update_lock); \
962 return count; \
963}
964
965store_in_reg(MIN, min)
966store_in_reg(MAX, max)
967
968static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
969 char *buf)
970{
971 struct w83627ehf_data *data = w83627ehf_update_device(dev);
972 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
973 int nr = sensor_attr->index;
974 return sprintf(buf, "%u\n", (data->alarms >> nr) & 0x01);
975}
976
977static struct sensor_device_attribute sda_in_input[] = {
978 SENSOR_ATTR(in0_input, S_IRUGO, show_in, NULL, 0),
979 SENSOR_ATTR(in1_input, S_IRUGO, show_in, NULL, 1),
980 SENSOR_ATTR(in2_input, S_IRUGO, show_in, NULL, 2),
981 SENSOR_ATTR(in3_input, S_IRUGO, show_in, NULL, 3),
982 SENSOR_ATTR(in4_input, S_IRUGO, show_in, NULL, 4),
983 SENSOR_ATTR(in5_input, S_IRUGO, show_in, NULL, 5),
984 SENSOR_ATTR(in6_input, S_IRUGO, show_in, NULL, 6),
985 SENSOR_ATTR(in7_input, S_IRUGO, show_in, NULL, 7),
986 SENSOR_ATTR(in8_input, S_IRUGO, show_in, NULL, 8),
987 SENSOR_ATTR(in9_input, S_IRUGO, show_in, NULL, 9),
988};
989
990static struct sensor_device_attribute sda_in_alarm[] = {
991 SENSOR_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 0),
992 SENSOR_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 1),
993 SENSOR_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 2),
994 SENSOR_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 3),
995 SENSOR_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 8),
996 SENSOR_ATTR(in5_alarm, S_IRUGO, show_alarm, NULL, 21),
997 SENSOR_ATTR(in6_alarm, S_IRUGO, show_alarm, NULL, 20),
998 SENSOR_ATTR(in7_alarm, S_IRUGO, show_alarm, NULL, 16),
999 SENSOR_ATTR(in8_alarm, S_IRUGO, show_alarm, NULL, 17),
1000 SENSOR_ATTR(in9_alarm, S_IRUGO, show_alarm, NULL, 19),
1001};
1002
1003static struct sensor_device_attribute sda_in_min[] = {
1004 SENSOR_ATTR(in0_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 0),
1005 SENSOR_ATTR(in1_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 1),
1006 SENSOR_ATTR(in2_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 2),
1007 SENSOR_ATTR(in3_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 3),
1008 SENSOR_ATTR(in4_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 4),
1009 SENSOR_ATTR(in5_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 5),
1010 SENSOR_ATTR(in6_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 6),
1011 SENSOR_ATTR(in7_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 7),
1012 SENSOR_ATTR(in8_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 8),
1013 SENSOR_ATTR(in9_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 9),
1014};
1015
1016static struct sensor_device_attribute sda_in_max[] = {
1017 SENSOR_ATTR(in0_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 0),
1018 SENSOR_ATTR(in1_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 1),
1019 SENSOR_ATTR(in2_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 2),
1020 SENSOR_ATTR(in3_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 3),
1021 SENSOR_ATTR(in4_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 4),
1022 SENSOR_ATTR(in5_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 5),
1023 SENSOR_ATTR(in6_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 6),
1024 SENSOR_ATTR(in7_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 7),
1025 SENSOR_ATTR(in8_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 8),
1026 SENSOR_ATTR(in9_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 9),
1027};
1028
1029static ssize_t
1030show_fan(struct device *dev, struct device_attribute *attr, char *buf)
1031{
1032 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1033 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1034 int nr = sensor_attr->index;
1035 return sprintf(buf, "%d\n", data->rpm[nr]);
1036}
1037
1038static ssize_t
1039show_fan_min(struct device *dev, struct device_attribute *attr, char *buf)
1040{
1041 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1042 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1043 int nr = sensor_attr->index;
1044 return sprintf(buf, "%d\n",
1045 data->fan_from_reg_min(data->fan_min[nr],
1046 data->fan_div[nr]));
1047}
1048
1049static ssize_t
1050show_fan_div(struct device *dev, struct device_attribute *attr,
1051 char *buf)
1052{
1053 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1054 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1055 int nr = sensor_attr->index;
1056 return sprintf(buf, "%u\n", div_from_reg(data->fan_div[nr]));
1057}
1058
1059static ssize_t
1060store_fan_min(struct device *dev, struct device_attribute *attr,
1061 const char *buf, size_t count)
1062{
1063 struct w83627ehf_data *data = dev_get_drvdata(dev);
1064 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1065 int nr = sensor_attr->index;
1066 unsigned long val;
1067 int err;
1068 unsigned int reg;
1069 u8 new_div;
1070
1071 err = kstrtoul(buf, 10, &val);
1072 if (err < 0)
1073 return err;
1074
1075 mutex_lock(&data->update_lock);
1076 if (!data->has_fan_div) {
1077 /*
1078 * Only NCT6776F for now, so we know that this is a 13 bit
1079 * register
1080 */
1081 if (!val) {
1082 val = 0xff1f;
1083 } else {
1084 if (val > 1350000U)
1085 val = 135000U;
1086 val = 1350000U / val;
1087 val = (val & 0x1f) | ((val << 3) & 0xff00);
1088 }
1089 data->fan_min[nr] = val;
1090 goto done; /* Leave fan divider alone */
1091 }
1092 if (!val) {
1093 /* No min limit, alarm disabled */
1094 data->fan_min[nr] = 255;
1095 new_div = data->fan_div[nr]; /* No change */
1096 dev_info(dev, "fan%u low limit and alarm disabled\n", nr + 1);
1097 } else if ((reg = 1350000U / val) >= 128 * 255) {
1098 /*
1099 * Speed below this value cannot possibly be represented,
1100 * even with the highest divider (128)
1101 */
1102 data->fan_min[nr] = 254;
1103 new_div = 7; /* 128 == (1 << 7) */
1104 dev_warn(dev, "fan%u low limit %lu below minimum %u, set to "
1105 "minimum\n", nr + 1, val,
1106 data->fan_from_reg_min(254, 7));
1107 } else if (!reg) {
1108 /*
1109 * Speed above this value cannot possibly be represented,
1110 * even with the lowest divider (1)
1111 */
1112 data->fan_min[nr] = 1;
1113 new_div = 0; /* 1 == (1 << 0) */
1114 dev_warn(dev, "fan%u low limit %lu above maximum %u, set to "
1115 "maximum\n", nr + 1, val,
1116 data->fan_from_reg_min(1, 0));
1117 } else {
1118 /*
1119 * Automatically pick the best divider, i.e. the one such
1120 * that the min limit will correspond to a register value
1121 * in the 96..192 range
1122 */
1123 new_div = 0;
1124 while (reg > 192 && new_div < 7) {
1125 reg >>= 1;
1126 new_div++;
1127 }
1128 data->fan_min[nr] = reg;
1129 }
1130
1131 /*
1132 * Write both the fan clock divider (if it changed) and the new
1133 * fan min (unconditionally)
1134 */
1135 if (new_div != data->fan_div[nr]) {
1136 dev_dbg(dev, "fan%u clock divider changed from %u to %u\n",
1137 nr + 1, div_from_reg(data->fan_div[nr]),
1138 div_from_reg(new_div));
1139 data->fan_div[nr] = new_div;
1140 w83627ehf_write_fan_div_common(dev, data, nr);
1141 /* Give the chip time to sample a new speed value */
1142 data->last_updated = jiffies;
1143 }
1144done:
1145 w83627ehf_write_value(data, data->REG_FAN_MIN[nr],
1146 data->fan_min[nr]);
1147 mutex_unlock(&data->update_lock);
1148
1149 return count;
1150}
1151
1152static struct sensor_device_attribute sda_fan_input[] = {
1153 SENSOR_ATTR(fan1_input, S_IRUGO, show_fan, NULL, 0),
1154 SENSOR_ATTR(fan2_input, S_IRUGO, show_fan, NULL, 1),
1155 SENSOR_ATTR(fan3_input, S_IRUGO, show_fan, NULL, 2),
1156 SENSOR_ATTR(fan4_input, S_IRUGO, show_fan, NULL, 3),
1157 SENSOR_ATTR(fan5_input, S_IRUGO, show_fan, NULL, 4),
1158};
1159
1160static struct sensor_device_attribute sda_fan_alarm[] = {
1161 SENSOR_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 6),
1162 SENSOR_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 7),
1163 SENSOR_ATTR(fan3_alarm, S_IRUGO, show_alarm, NULL, 11),
1164 SENSOR_ATTR(fan4_alarm, S_IRUGO, show_alarm, NULL, 10),
1165 SENSOR_ATTR(fan5_alarm, S_IRUGO, show_alarm, NULL, 23),
1166};
1167
1168static struct sensor_device_attribute sda_fan_min[] = {
1169 SENSOR_ATTR(fan1_min, S_IWUSR | S_IRUGO, show_fan_min,
1170 store_fan_min, 0),
1171 SENSOR_ATTR(fan2_min, S_IWUSR | S_IRUGO, show_fan_min,
1172 store_fan_min, 1),
1173 SENSOR_ATTR(fan3_min, S_IWUSR | S_IRUGO, show_fan_min,
1174 store_fan_min, 2),
1175 SENSOR_ATTR(fan4_min, S_IWUSR | S_IRUGO, show_fan_min,
1176 store_fan_min, 3),
1177 SENSOR_ATTR(fan5_min, S_IWUSR | S_IRUGO, show_fan_min,
1178 store_fan_min, 4),
1179};
1180
1181static struct sensor_device_attribute sda_fan_div[] = {
1182 SENSOR_ATTR(fan1_div, S_IRUGO, show_fan_div, NULL, 0),
1183 SENSOR_ATTR(fan2_div, S_IRUGO, show_fan_div, NULL, 1),
1184 SENSOR_ATTR(fan3_div, S_IRUGO, show_fan_div, NULL, 2),
1185 SENSOR_ATTR(fan4_div, S_IRUGO, show_fan_div, NULL, 3),
1186 SENSOR_ATTR(fan5_div, S_IRUGO, show_fan_div, NULL, 4),
1187};
1188
1189static ssize_t
1190show_temp_label(struct device *dev, struct device_attribute *attr, char *buf)
1191{
1192 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1193 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1194 int nr = sensor_attr->index;
1195 return sprintf(buf, "%s\n", data->temp_label[data->temp_src[nr]]);
1196}
1197
1198#define show_temp_reg(addr, reg) \
1199static ssize_t \
1200show_##reg(struct device *dev, struct device_attribute *attr, \
1201 char *buf) \
1202{ \
1203 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1204 struct sensor_device_attribute *sensor_attr = \
1205 to_sensor_dev_attr(attr); \
1206 int nr = sensor_attr->index; \
1207 return sprintf(buf, "%d\n", LM75_TEMP_FROM_REG(data->reg[nr])); \
1208}
1209show_temp_reg(reg_temp, temp);
1210show_temp_reg(reg_temp_over, temp_max);
1211show_temp_reg(reg_temp_hyst, temp_max_hyst);
1212
1213#define store_temp_reg(addr, reg) \
1214static ssize_t \
1215store_##reg(struct device *dev, struct device_attribute *attr, \
1216 const char *buf, size_t count) \
1217{ \
1218 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1219 struct sensor_device_attribute *sensor_attr = \
1220 to_sensor_dev_attr(attr); \
1221 int nr = sensor_attr->index; \
1222 int err; \
1223 long val; \
1224 err = kstrtol(buf, 10, &val); \
1225 if (err < 0) \
1226 return err; \
1227 mutex_lock(&data->update_lock); \
1228 data->reg[nr] = LM75_TEMP_TO_REG(val); \
1229 w83627ehf_write_temp(data, data->addr[nr], data->reg[nr]); \
1230 mutex_unlock(&data->update_lock); \
1231 return count; \
1232}
1233store_temp_reg(reg_temp_over, temp_max);
1234store_temp_reg(reg_temp_hyst, temp_max_hyst);
1235
1236static ssize_t
1237show_temp_offset(struct device *dev, struct device_attribute *attr, char *buf)
1238{
1239 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1240 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1241
1242 return sprintf(buf, "%d\n",
1243 data->temp_offset[sensor_attr->index] * 1000);
1244}
1245
1246static ssize_t
1247store_temp_offset(struct device *dev, struct device_attribute *attr,
1248 const char *buf, size_t count)
1249{
1250 struct w83627ehf_data *data = dev_get_drvdata(dev);
1251 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1252 int nr = sensor_attr->index;
1253 long val;
1254 int err;
1255
1256 err = kstrtol(buf, 10, &val);
1257 if (err < 0)
1258 return err;
1259
1260 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), -128, 127);
1261
1262 mutex_lock(&data->update_lock);
1263 data->temp_offset[nr] = val;
1264 w83627ehf_write_value(data, W83627EHF_REG_TEMP_OFFSET[nr], val);
1265 mutex_unlock(&data->update_lock);
1266 return count;
1267}
1268
1269static ssize_t
1270show_temp_type(struct device *dev, struct device_attribute *attr, char *buf)
1271{
1272 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1273 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1274 int nr = sensor_attr->index;
1275 return sprintf(buf, "%d\n", (int)data->temp_type[nr]);
1276}
1277
1278static struct sensor_device_attribute sda_temp_input[] = {
1279 SENSOR_ATTR(temp1_input, S_IRUGO, show_temp, NULL, 0),
1280 SENSOR_ATTR(temp2_input, S_IRUGO, show_temp, NULL, 1),
1281 SENSOR_ATTR(temp3_input, S_IRUGO, show_temp, NULL, 2),
1282 SENSOR_ATTR(temp4_input, S_IRUGO, show_temp, NULL, 3),
1283 SENSOR_ATTR(temp5_input, S_IRUGO, show_temp, NULL, 4),
1284 SENSOR_ATTR(temp6_input, S_IRUGO, show_temp, NULL, 5),
1285 SENSOR_ATTR(temp7_input, S_IRUGO, show_temp, NULL, 6),
1286 SENSOR_ATTR(temp8_input, S_IRUGO, show_temp, NULL, 7),
1287 SENSOR_ATTR(temp9_input, S_IRUGO, show_temp, NULL, 8),
1288};
1289
1290static struct sensor_device_attribute sda_temp_label[] = {
1291 SENSOR_ATTR(temp1_label, S_IRUGO, show_temp_label, NULL, 0),
1292 SENSOR_ATTR(temp2_label, S_IRUGO, show_temp_label, NULL, 1),
1293 SENSOR_ATTR(temp3_label, S_IRUGO, show_temp_label, NULL, 2),
1294 SENSOR_ATTR(temp4_label, S_IRUGO, show_temp_label, NULL, 3),
1295 SENSOR_ATTR(temp5_label, S_IRUGO, show_temp_label, NULL, 4),
1296 SENSOR_ATTR(temp6_label, S_IRUGO, show_temp_label, NULL, 5),
1297 SENSOR_ATTR(temp7_label, S_IRUGO, show_temp_label, NULL, 6),
1298 SENSOR_ATTR(temp8_label, S_IRUGO, show_temp_label, NULL, 7),
1299 SENSOR_ATTR(temp9_label, S_IRUGO, show_temp_label, NULL, 8),
1300};
1301
1302static struct sensor_device_attribute sda_temp_max[] = {
1303 SENSOR_ATTR(temp1_max, S_IRUGO | S_IWUSR, show_temp_max,
1304 store_temp_max, 0),
1305 SENSOR_ATTR(temp2_max, S_IRUGO | S_IWUSR, show_temp_max,
1306 store_temp_max, 1),
1307 SENSOR_ATTR(temp3_max, S_IRUGO | S_IWUSR, show_temp_max,
1308 store_temp_max, 2),
1309 SENSOR_ATTR(temp4_max, S_IRUGO | S_IWUSR, show_temp_max,
1310 store_temp_max, 3),
1311 SENSOR_ATTR(temp5_max, S_IRUGO | S_IWUSR, show_temp_max,
1312 store_temp_max, 4),
1313 SENSOR_ATTR(temp6_max, S_IRUGO | S_IWUSR, show_temp_max,
1314 store_temp_max, 5),
1315 SENSOR_ATTR(temp7_max, S_IRUGO | S_IWUSR, show_temp_max,
1316 store_temp_max, 6),
1317 SENSOR_ATTR(temp8_max, S_IRUGO | S_IWUSR, show_temp_max,
1318 store_temp_max, 7),
1319 SENSOR_ATTR(temp9_max, S_IRUGO | S_IWUSR, show_temp_max,
1320 store_temp_max, 8),
1321};
1322
1323static struct sensor_device_attribute sda_temp_max_hyst[] = {
1324 SENSOR_ATTR(temp1_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1325 store_temp_max_hyst, 0),
1326 SENSOR_ATTR(temp2_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1327 store_temp_max_hyst, 1),
1328 SENSOR_ATTR(temp3_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1329 store_temp_max_hyst, 2),
1330 SENSOR_ATTR(temp4_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1331 store_temp_max_hyst, 3),
1332 SENSOR_ATTR(temp5_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1333 store_temp_max_hyst, 4),
1334 SENSOR_ATTR(temp6_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1335 store_temp_max_hyst, 5),
1336 SENSOR_ATTR(temp7_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1337 store_temp_max_hyst, 6),
1338 SENSOR_ATTR(temp8_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1339 store_temp_max_hyst, 7),
1340 SENSOR_ATTR(temp9_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1341 store_temp_max_hyst, 8),
1342};
1343
1344static struct sensor_device_attribute sda_temp_alarm[] = {
1345 SENSOR_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 4),
1346 SENSOR_ATTR(temp2_alarm, S_IRUGO, show_alarm, NULL, 5),
1347 SENSOR_ATTR(temp3_alarm, S_IRUGO, show_alarm, NULL, 13),
1348};
1349
1350static struct sensor_device_attribute sda_temp_type[] = {
1351 SENSOR_ATTR(temp1_type, S_IRUGO, show_temp_type, NULL, 0),
1352 SENSOR_ATTR(temp2_type, S_IRUGO, show_temp_type, NULL, 1),
1353 SENSOR_ATTR(temp3_type, S_IRUGO, show_temp_type, NULL, 2),
1354};
1355
1356static struct sensor_device_attribute sda_temp_offset[] = {
1357 SENSOR_ATTR(temp1_offset, S_IRUGO | S_IWUSR, show_temp_offset,
1358 store_temp_offset, 0),
1359 SENSOR_ATTR(temp2_offset, S_IRUGO | S_IWUSR, show_temp_offset,
1360 store_temp_offset, 1),
1361 SENSOR_ATTR(temp3_offset, S_IRUGO | S_IWUSR, show_temp_offset,
1362 store_temp_offset, 2),
1363};
1364
1365#define show_pwm_reg(reg) \
1366static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1367 char *buf) \
1368{ \
1369 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1370 struct sensor_device_attribute *sensor_attr = \
1371 to_sensor_dev_attr(attr); \
1372 int nr = sensor_attr->index; \
1373 return sprintf(buf, "%d\n", data->reg[nr]); \
1374}
1375
1376show_pwm_reg(pwm_mode)
1377show_pwm_reg(pwm_enable)
1378show_pwm_reg(pwm)
1379
1380static ssize_t
1381store_pwm_mode(struct device *dev, struct device_attribute *attr,
1382 const char *buf, size_t count)
1383{
1384 struct w83627ehf_data *data = dev_get_drvdata(dev);
1385 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1386 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1387 int nr = sensor_attr->index;
1388 unsigned long val;
1389 int err;
1390 u16 reg;
1391
1392 err = kstrtoul(buf, 10, &val);
1393 if (err < 0)
1394 return err;
1395
1396 if (val > 1)
1397 return -EINVAL;
1398
1399 /* On NCT67766F, DC mode is only supported for pwm1 */
1400 if (sio_data->kind == nct6776 && nr && val != 1)
1401 return -EINVAL;
1402
1403 mutex_lock(&data->update_lock);
1404 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1405 data->pwm_mode[nr] = val;
1406 reg &= ~(1 << W83627EHF_PWM_MODE_SHIFT[nr]);
1407 if (!val)
1408 reg |= 1 << W83627EHF_PWM_MODE_SHIFT[nr];
1409 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1410 mutex_unlock(&data->update_lock);
1411 return count;
1412}
1413
1414static ssize_t
1415store_pwm(struct device *dev, struct device_attribute *attr,
1416 const char *buf, size_t count)
1417{
1418 struct w83627ehf_data *data = dev_get_drvdata(dev);
1419 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1420 int nr = sensor_attr->index;
1421 unsigned long val;
1422 int err;
1423
1424 err = kstrtoul(buf, 10, &val);
1425 if (err < 0)
1426 return err;
1427
1428 val = SENSORS_LIMIT(val, 0, 255);
1429
1430 mutex_lock(&data->update_lock);
1431 data->pwm[nr] = val;
1432 w83627ehf_write_value(data, data->REG_PWM[nr], val);
1433 mutex_unlock(&data->update_lock);
1434 return count;
1435}
1436
1437static ssize_t
1438store_pwm_enable(struct device *dev, struct device_attribute *attr,
1439 const char *buf, size_t count)
1440{
1441 struct w83627ehf_data *data = dev_get_drvdata(dev);
1442 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1443 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1444 int nr = sensor_attr->index;
1445 unsigned long val;
1446 int err;
1447 u16 reg;
1448
1449 err = kstrtoul(buf, 10, &val);
1450 if (err < 0)
1451 return err;
1452
1453 if (!val || (val > 4 && val != data->pwm_enable_orig[nr]))
1454 return -EINVAL;
1455 /* SmartFan III mode is not supported on NCT6776F */
1456 if (sio_data->kind == nct6776 && val == 4)
1457 return -EINVAL;
1458
1459 mutex_lock(&data->update_lock);
1460 data->pwm_enable[nr] = val;
1461 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1462 reg = w83627ehf_read_value(data,
1463 NCT6775_REG_FAN_MODE[nr]);
1464 reg &= 0x0f;
1465 reg |= (val - 1) << 4;
1466 w83627ehf_write_value(data,
1467 NCT6775_REG_FAN_MODE[nr], reg);
1468 } else {
1469 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1470 reg &= ~(0x03 << W83627EHF_PWM_ENABLE_SHIFT[nr]);
1471 reg |= (val - 1) << W83627EHF_PWM_ENABLE_SHIFT[nr];
1472 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1473 }
1474 mutex_unlock(&data->update_lock);
1475 return count;
1476}
1477
1478
1479#define show_tol_temp(reg) \
1480static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1481 char *buf) \
1482{ \
1483 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1484 struct sensor_device_attribute *sensor_attr = \
1485 to_sensor_dev_attr(attr); \
1486 int nr = sensor_attr->index; \
1487 return sprintf(buf, "%d\n", data->reg[nr] * 1000); \
1488}
1489
1490show_tol_temp(tolerance)
1491show_tol_temp(target_temp)
1492
1493static ssize_t
1494store_target_temp(struct device *dev, struct device_attribute *attr,
1495 const char *buf, size_t count)
1496{
1497 struct w83627ehf_data *data = dev_get_drvdata(dev);
1498 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1499 int nr = sensor_attr->index;
1500 long val;
1501 int err;
1502
1503 err = kstrtol(buf, 10, &val);
1504 if (err < 0)
1505 return err;
1506
1507 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 127);
1508
1509 mutex_lock(&data->update_lock);
1510 data->target_temp[nr] = val;
1511 w83627ehf_write_value(data, data->REG_TARGET[nr], val);
1512 mutex_unlock(&data->update_lock);
1513 return count;
1514}
1515
1516static ssize_t
1517store_tolerance(struct device *dev, struct device_attribute *attr,
1518 const char *buf, size_t count)
1519{
1520 struct w83627ehf_data *data = dev_get_drvdata(dev);
1521 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1522 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1523 int nr = sensor_attr->index;
1524 u16 reg;
1525 long val;
1526 int err;
1527
1528 err = kstrtol(buf, 10, &val);
1529 if (err < 0)
1530 return err;
1531
1532 /* Limit the temp to 0C - 15C */
1533 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 15);
1534
1535 mutex_lock(&data->update_lock);
1536 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1537 /* Limit tolerance further for NCT6776F */
1538 if (sio_data->kind == nct6776 && val > 7)
1539 val = 7;
1540 reg = w83627ehf_read_value(data, NCT6775_REG_FAN_MODE[nr]);
1541 reg = (reg & 0xf0) | val;
1542 w83627ehf_write_value(data, NCT6775_REG_FAN_MODE[nr], reg);
1543 } else {
1544 reg = w83627ehf_read_value(data, W83627EHF_REG_TOLERANCE[nr]);
1545 if (nr == 1)
1546 reg = (reg & 0x0f) | (val << 4);
1547 else
1548 reg = (reg & 0xf0) | val;
1549 w83627ehf_write_value(data, W83627EHF_REG_TOLERANCE[nr], reg);
1550 }
1551 data->tolerance[nr] = val;
1552 mutex_unlock(&data->update_lock);
1553 return count;
1554}
1555
1556static struct sensor_device_attribute sda_pwm[] = {
1557 SENSOR_ATTR(pwm1, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 0),
1558 SENSOR_ATTR(pwm2, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 1),
1559 SENSOR_ATTR(pwm3, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 2),
1560 SENSOR_ATTR(pwm4, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 3),
1561};
1562
1563static struct sensor_device_attribute sda_pwm_mode[] = {
1564 SENSOR_ATTR(pwm1_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1565 store_pwm_mode, 0),
1566 SENSOR_ATTR(pwm2_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1567 store_pwm_mode, 1),
1568 SENSOR_ATTR(pwm3_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1569 store_pwm_mode, 2),
1570 SENSOR_ATTR(pwm4_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1571 store_pwm_mode, 3),
1572};
1573
1574static struct sensor_device_attribute sda_pwm_enable[] = {
1575 SENSOR_ATTR(pwm1_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1576 store_pwm_enable, 0),
1577 SENSOR_ATTR(pwm2_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1578 store_pwm_enable, 1),
1579 SENSOR_ATTR(pwm3_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1580 store_pwm_enable, 2),
1581 SENSOR_ATTR(pwm4_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1582 store_pwm_enable, 3),
1583};
1584
1585static struct sensor_device_attribute sda_target_temp[] = {
1586 SENSOR_ATTR(pwm1_target, S_IWUSR | S_IRUGO, show_target_temp,
1587 store_target_temp, 0),
1588 SENSOR_ATTR(pwm2_target, S_IWUSR | S_IRUGO, show_target_temp,
1589 store_target_temp, 1),
1590 SENSOR_ATTR(pwm3_target, S_IWUSR | S_IRUGO, show_target_temp,
1591 store_target_temp, 2),
1592 SENSOR_ATTR(pwm4_target, S_IWUSR | S_IRUGO, show_target_temp,
1593 store_target_temp, 3),
1594};
1595
1596static struct sensor_device_attribute sda_tolerance[] = {
1597 SENSOR_ATTR(pwm1_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1598 store_tolerance, 0),
1599 SENSOR_ATTR(pwm2_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1600 store_tolerance, 1),
1601 SENSOR_ATTR(pwm3_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1602 store_tolerance, 2),
1603 SENSOR_ATTR(pwm4_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1604 store_tolerance, 3),
1605};
1606
1607/* Smart Fan registers */
1608
1609#define fan_functions(reg, REG) \
1610static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1611 char *buf) \
1612{ \
1613 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1614 struct sensor_device_attribute *sensor_attr = \
1615 to_sensor_dev_attr(attr); \
1616 int nr = sensor_attr->index; \
1617 return sprintf(buf, "%d\n", data->reg[nr]); \
1618} \
1619static ssize_t \
1620store_##reg(struct device *dev, struct device_attribute *attr, \
1621 const char *buf, size_t count) \
1622{ \
1623 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1624 struct sensor_device_attribute *sensor_attr = \
1625 to_sensor_dev_attr(attr); \
1626 int nr = sensor_attr->index; \
1627 unsigned long val; \
1628 int err; \
1629 err = kstrtoul(buf, 10, &val); \
1630 if (err < 0) \
1631 return err; \
1632 val = SENSORS_LIMIT(val, 1, 255); \
1633 mutex_lock(&data->update_lock); \
1634 data->reg[nr] = val; \
1635 w83627ehf_write_value(data, data->REG_##REG[nr], val); \
1636 mutex_unlock(&data->update_lock); \
1637 return count; \
1638}
1639
1640fan_functions(fan_start_output, FAN_START_OUTPUT)
1641fan_functions(fan_stop_output, FAN_STOP_OUTPUT)
1642fan_functions(fan_max_output, FAN_MAX_OUTPUT)
1643fan_functions(fan_step_output, FAN_STEP_OUTPUT)
1644
1645#define fan_time_functions(reg, REG) \
1646static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1647 char *buf) \
1648{ \
1649 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1650 struct sensor_device_attribute *sensor_attr = \
1651 to_sensor_dev_attr(attr); \
1652 int nr = sensor_attr->index; \
1653 return sprintf(buf, "%d\n", \
1654 step_time_from_reg(data->reg[nr], \
1655 data->pwm_mode[nr])); \
1656} \
1657\
1658static ssize_t \
1659store_##reg(struct device *dev, struct device_attribute *attr, \
1660 const char *buf, size_t count) \
1661{ \
1662 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1663 struct sensor_device_attribute *sensor_attr = \
1664 to_sensor_dev_attr(attr); \
1665 int nr = sensor_attr->index; \
1666 unsigned long val; \
1667 int err; \
1668 err = kstrtoul(buf, 10, &val); \
1669 if (err < 0) \
1670 return err; \
1671 val = step_time_to_reg(val, data->pwm_mode[nr]); \
1672 mutex_lock(&data->update_lock); \
1673 data->reg[nr] = val; \
1674 w83627ehf_write_value(data, data->REG_##REG[nr], val); \
1675 mutex_unlock(&data->update_lock); \
1676 return count; \
1677} \
1678
1679fan_time_functions(fan_stop_time, FAN_STOP_TIME)
1680
1681static ssize_t show_name(struct device *dev, struct device_attribute *attr,
1682 char *buf)
1683{
1684 struct w83627ehf_data *data = dev_get_drvdata(dev);
1685
1686 return sprintf(buf, "%s\n", data->name);
1687}
1688static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
1689
1690static struct sensor_device_attribute sda_sf3_arrays_fan4[] = {
1691 SENSOR_ATTR(pwm4_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1692 store_fan_stop_time, 3),
1693 SENSOR_ATTR(pwm4_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1694 store_fan_start_output, 3),
1695 SENSOR_ATTR(pwm4_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1696 store_fan_stop_output, 3),
1697 SENSOR_ATTR(pwm4_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1698 store_fan_max_output, 3),
1699 SENSOR_ATTR(pwm4_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1700 store_fan_step_output, 3),
1701};
1702
1703static struct sensor_device_attribute sda_sf3_arrays_fan3[] = {
1704 SENSOR_ATTR(pwm3_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1705 store_fan_stop_time, 2),
1706 SENSOR_ATTR(pwm3_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1707 store_fan_start_output, 2),
1708 SENSOR_ATTR(pwm3_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1709 store_fan_stop_output, 2),
1710};
1711
1712static struct sensor_device_attribute sda_sf3_arrays[] = {
1713 SENSOR_ATTR(pwm1_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1714 store_fan_stop_time, 0),
1715 SENSOR_ATTR(pwm2_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1716 store_fan_stop_time, 1),
1717 SENSOR_ATTR(pwm1_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1718 store_fan_start_output, 0),
1719 SENSOR_ATTR(pwm2_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1720 store_fan_start_output, 1),
1721 SENSOR_ATTR(pwm1_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1722 store_fan_stop_output, 0),
1723 SENSOR_ATTR(pwm2_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1724 store_fan_stop_output, 1),
1725};
1726
1727
1728/*
1729 * pwm1 and pwm3 don't support max and step settings on all chips.
1730 * Need to check support while generating/removing attribute files.
1731 */
1732static struct sensor_device_attribute sda_sf3_max_step_arrays[] = {
1733 SENSOR_ATTR(pwm1_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1734 store_fan_max_output, 0),
1735 SENSOR_ATTR(pwm1_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1736 store_fan_step_output, 0),
1737 SENSOR_ATTR(pwm2_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1738 store_fan_max_output, 1),
1739 SENSOR_ATTR(pwm2_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1740 store_fan_step_output, 1),
1741 SENSOR_ATTR(pwm3_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1742 store_fan_max_output, 2),
1743 SENSOR_ATTR(pwm3_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1744 store_fan_step_output, 2),
1745};
1746
1747static ssize_t
1748show_vid(struct device *dev, struct device_attribute *attr, char *buf)
1749{
1750 struct w83627ehf_data *data = dev_get_drvdata(dev);
1751 return sprintf(buf, "%d\n", vid_from_reg(data->vid, data->vrm));
1752}
1753static DEVICE_ATTR(cpu0_vid, S_IRUGO, show_vid, NULL);
1754
1755
1756/* Case open detection */
1757
1758static ssize_t
1759show_caseopen(struct device *dev, struct device_attribute *attr, char *buf)
1760{
1761 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1762
1763 return sprintf(buf, "%d\n",
1764 !!(data->caseopen & to_sensor_dev_attr_2(attr)->index));
1765}
1766
1767static ssize_t
1768clear_caseopen(struct device *dev, struct device_attribute *attr,
1769 const char *buf, size_t count)
1770{
1771 struct w83627ehf_data *data = dev_get_drvdata(dev);
1772 unsigned long val;
1773 u16 reg, mask;
1774
1775 if (kstrtoul(buf, 10, &val) || val != 0)
1776 return -EINVAL;
1777
1778 mask = to_sensor_dev_attr_2(attr)->nr;
1779
1780 mutex_lock(&data->update_lock);
1781 reg = w83627ehf_read_value(data, W83627EHF_REG_CASEOPEN_CLR);
1782 w83627ehf_write_value(data, W83627EHF_REG_CASEOPEN_CLR, reg | mask);
1783 w83627ehf_write_value(data, W83627EHF_REG_CASEOPEN_CLR, reg & ~mask);
1784 data->valid = 0; /* Force cache refresh */
1785 mutex_unlock(&data->update_lock);
1786
1787 return count;
1788}
1789
1790static struct sensor_device_attribute_2 sda_caseopen[] = {
1791 SENSOR_ATTR_2(intrusion0_alarm, S_IWUSR | S_IRUGO, show_caseopen,
1792 clear_caseopen, 0x80, 0x10),
1793 SENSOR_ATTR_2(intrusion1_alarm, S_IWUSR | S_IRUGO, show_caseopen,
1794 clear_caseopen, 0x40, 0x40),
1795};
1796
1797/*
1798 * Driver and device management
1799 */
1800
1801static void w83627ehf_device_remove_files(struct device *dev)
1802{
1803 /*
1804 * some entries in the following arrays may not have been used in
1805 * device_create_file(), but device_remove_file() will ignore them
1806 */
1807 int i;
1808 struct w83627ehf_data *data = dev_get_drvdata(dev);
1809
1810 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++)
1811 device_remove_file(dev, &sda_sf3_arrays[i].dev_attr);
1812 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
1813 struct sensor_device_attribute *attr =
1814 &sda_sf3_max_step_arrays[i];
1815 if (data->REG_FAN_STEP_OUTPUT &&
1816 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff)
1817 device_remove_file(dev, &attr->dev_attr);
1818 }
1819 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan3); i++)
1820 device_remove_file(dev, &sda_sf3_arrays_fan3[i].dev_attr);
1821 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++)
1822 device_remove_file(dev, &sda_sf3_arrays_fan4[i].dev_attr);
1823 for (i = 0; i < data->in_num; i++) {
1824 if ((i == 6) && data->in6_skip)
1825 continue;
1826 device_remove_file(dev, &sda_in_input[i].dev_attr);
1827 device_remove_file(dev, &sda_in_alarm[i].dev_attr);
1828 device_remove_file(dev, &sda_in_min[i].dev_attr);
1829 device_remove_file(dev, &sda_in_max[i].dev_attr);
1830 }
1831 for (i = 0; i < 5; i++) {
1832 device_remove_file(dev, &sda_fan_input[i].dev_attr);
1833 device_remove_file(dev, &sda_fan_alarm[i].dev_attr);
1834 device_remove_file(dev, &sda_fan_div[i].dev_attr);
1835 device_remove_file(dev, &sda_fan_min[i].dev_attr);
1836 }
1837 for (i = 0; i < data->pwm_num; i++) {
1838 device_remove_file(dev, &sda_pwm[i].dev_attr);
1839 device_remove_file(dev, &sda_pwm_mode[i].dev_attr);
1840 device_remove_file(dev, &sda_pwm_enable[i].dev_attr);
1841 device_remove_file(dev, &sda_target_temp[i].dev_attr);
1842 device_remove_file(dev, &sda_tolerance[i].dev_attr);
1843 }
1844 for (i = 0; i < NUM_REG_TEMP; i++) {
1845 if (!(data->have_temp & (1 << i)))
1846 continue;
1847 device_remove_file(dev, &sda_temp_input[i].dev_attr);
1848 device_remove_file(dev, &sda_temp_label[i].dev_attr);
1849 if (i == 2 && data->temp3_val_only)
1850 continue;
1851 device_remove_file(dev, &sda_temp_max[i].dev_attr);
1852 device_remove_file(dev, &sda_temp_max_hyst[i].dev_attr);
1853 if (i > 2)
1854 continue;
1855 device_remove_file(dev, &sda_temp_alarm[i].dev_attr);
1856 device_remove_file(dev, &sda_temp_type[i].dev_attr);
1857 device_remove_file(dev, &sda_temp_offset[i].dev_attr);
1858 }
1859
1860 device_remove_file(dev, &sda_caseopen[0].dev_attr);
1861 device_remove_file(dev, &sda_caseopen[1].dev_attr);
1862
1863 device_remove_file(dev, &dev_attr_name);
1864 device_remove_file(dev, &dev_attr_cpu0_vid);
1865}
1866
1867/* Get the monitoring functions started */
1868static inline void __devinit w83627ehf_init_device(struct w83627ehf_data *data,
1869 enum kinds kind)
1870{
1871 int i;
1872 u8 tmp, diode;
1873
1874 /* Start monitoring is needed */
1875 tmp = w83627ehf_read_value(data, W83627EHF_REG_CONFIG);
1876 if (!(tmp & 0x01))
1877 w83627ehf_write_value(data, W83627EHF_REG_CONFIG,
1878 tmp | 0x01);
1879
1880 /* Enable temperature sensors if needed */
1881 for (i = 0; i < NUM_REG_TEMP; i++) {
1882 if (!(data->have_temp & (1 << i)))
1883 continue;
1884 if (!data->reg_temp_config[i])
1885 continue;
1886 tmp = w83627ehf_read_value(data,
1887 data->reg_temp_config[i]);
1888 if (tmp & 0x01)
1889 w83627ehf_write_value(data,
1890 data->reg_temp_config[i],
1891 tmp & 0xfe);
1892 }
1893
1894 /* Enable VBAT monitoring if needed */
1895 tmp = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
1896 if (!(tmp & 0x01))
1897 w83627ehf_write_value(data, W83627EHF_REG_VBAT, tmp | 0x01);
1898
1899 /* Get thermal sensor types */
1900 switch (kind) {
1901 case w83627ehf:
1902 diode = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
1903 break;
1904 case w83627uhg:
1905 diode = 0x00;
1906 break;
1907 default:
1908 diode = 0x70;
1909 }
1910 for (i = 0; i < 3; i++) {
1911 const char *label = NULL;
1912
1913 if (data->temp_label)
1914 label = data->temp_label[data->temp_src[i]];
1915
1916 /* Digital source overrides analog type */
1917 if (label && strncmp(label, "PECI", 4) == 0)
1918 data->temp_type[i] = 6;
1919 else if (label && strncmp(label, "AMD", 3) == 0)
1920 data->temp_type[i] = 5;
1921 else if ((tmp & (0x02 << i)))
1922 data->temp_type[i] = (diode & (0x10 << i)) ? 1 : 3;
1923 else
1924 data->temp_type[i] = 4; /* thermistor */
1925 }
1926}
1927
1928static void w82627ehf_swap_tempreg(struct w83627ehf_data *data,
1929 int r1, int r2)
1930{
1931 u16 tmp;
1932
1933 tmp = data->temp_src[r1];
1934 data->temp_src[r1] = data->temp_src[r2];
1935 data->temp_src[r2] = tmp;
1936
1937 tmp = data->reg_temp[r1];
1938 data->reg_temp[r1] = data->reg_temp[r2];
1939 data->reg_temp[r2] = tmp;
1940
1941 tmp = data->reg_temp_over[r1];
1942 data->reg_temp_over[r1] = data->reg_temp_over[r2];
1943 data->reg_temp_over[r2] = tmp;
1944
1945 tmp = data->reg_temp_hyst[r1];
1946 data->reg_temp_hyst[r1] = data->reg_temp_hyst[r2];
1947 data->reg_temp_hyst[r2] = tmp;
1948
1949 tmp = data->reg_temp_config[r1];
1950 data->reg_temp_config[r1] = data->reg_temp_config[r2];
1951 data->reg_temp_config[r2] = tmp;
1952}
1953
1954static void __devinit
1955w83627ehf_set_temp_reg_ehf(struct w83627ehf_data *data, int n_temp)
1956{
1957 int i;
1958
1959 for (i = 0; i < n_temp; i++) {
1960 data->reg_temp[i] = W83627EHF_REG_TEMP[i];
1961 data->reg_temp_over[i] = W83627EHF_REG_TEMP_OVER[i];
1962 data->reg_temp_hyst[i] = W83627EHF_REG_TEMP_HYST[i];
1963 data->reg_temp_config[i] = W83627EHF_REG_TEMP_CONFIG[i];
1964 }
1965}
1966
1967static void __devinit
1968w83627ehf_check_fan_inputs(const struct w83627ehf_sio_data *sio_data,
1969 struct w83627ehf_data *data)
1970{
1971 int fan3pin, fan4pin, fan4min, fan5pin, regval;
1972
1973 /* The W83627UHG is simple, only two fan inputs, no config */
1974 if (sio_data->kind == w83627uhg) {
1975 data->has_fan = 0x03; /* fan1 and fan2 */
1976 data->has_fan_min = 0x03;
1977 return;
1978 }
1979
1980 superio_enter(sio_data->sioreg);
1981
1982 /* fan4 and fan5 share some pins with the GPIO and serial flash */
1983 if (sio_data->kind == nct6775) {
1984 /* On NCT6775, fan4 shares pins with the fdc interface */
1985 fan3pin = 1;
1986 fan4pin = !(superio_inb(sio_data->sioreg, 0x2A) & 0x80);
1987 fan4min = 0;
1988 fan5pin = 0;
1989 } else if (sio_data->kind == nct6776) {
1990 bool gpok = superio_inb(sio_data->sioreg, 0x27) & 0x80;
1991
1992 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
1993 regval = superio_inb(sio_data->sioreg, SIO_REG_ENABLE);
1994
1995 if (regval & 0x80)
1996 fan3pin = gpok;
1997 else
1998 fan3pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x40);
1999
2000 if (regval & 0x40)
2001 fan4pin = gpok;
2002 else
2003 fan4pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x01);
2004
2005 if (regval & 0x20)
2006 fan5pin = gpok;
2007 else
2008 fan5pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x02);
2009
2010 fan4min = fan4pin;
2011 } else if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b) {
2012 fan3pin = 1;
2013 fan4pin = superio_inb(sio_data->sioreg, 0x27) & 0x40;
2014 fan5pin = superio_inb(sio_data->sioreg, 0x27) & 0x20;
2015 fan4min = fan4pin;
2016 } else {
2017 fan3pin = 1;
2018 fan4pin = !(superio_inb(sio_data->sioreg, 0x29) & 0x06);
2019 fan5pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x02);
2020 fan4min = fan4pin;
2021 }
2022
2023 superio_exit(sio_data->sioreg);
2024
2025 data->has_fan = data->has_fan_min = 0x03; /* fan1 and fan2 */
2026 data->has_fan |= (fan3pin << 2);
2027 data->has_fan_min |= (fan3pin << 2);
2028
2029 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2030 /*
2031 * NCT6775F and NCT6776F don't have the W83627EHF_REG_FANDIV1
2032 * register
2033 */
2034 data->has_fan |= (fan4pin << 3) | (fan5pin << 4);
2035 data->has_fan_min |= (fan4min << 3) | (fan5pin << 4);
2036 } else {
2037 /*
2038 * It looks like fan4 and fan5 pins can be alternatively used
2039 * as fan on/off switches, but fan5 control is write only :/
2040 * We assume that if the serial interface is disabled, designers
2041 * connected fan5 as input unless they are emitting log 1, which
2042 * is not the default.
2043 */
2044 regval = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
2045 if ((regval & (1 << 2)) && fan4pin) {
2046 data->has_fan |= (1 << 3);
2047 data->has_fan_min |= (1 << 3);
2048 }
2049 if (!(regval & (1 << 1)) && fan5pin) {
2050 data->has_fan |= (1 << 4);
2051 data->has_fan_min |= (1 << 4);
2052 }
2053 }
2054}
2055
2056static int __devinit w83627ehf_probe(struct platform_device *pdev)
2057{
2058 struct device *dev = &pdev->dev;
2059 struct w83627ehf_sio_data *sio_data = dev->platform_data;
2060 struct w83627ehf_data *data;
2061 struct resource *res;
2062 u8 en_vrm10;
2063 int i, err = 0;
2064
2065 res = platform_get_resource(pdev, IORESOURCE_IO, 0);
2066 if (!request_region(res->start, IOREGION_LENGTH, DRVNAME)) {
2067 err = -EBUSY;
2068 dev_err(dev, "Failed to request region 0x%lx-0x%lx\n",
2069 (unsigned long)res->start,
2070 (unsigned long)res->start + IOREGION_LENGTH - 1);
2071 goto exit;
2072 }
2073
2074 data = devm_kzalloc(&pdev->dev, sizeof(struct w83627ehf_data),
2075 GFP_KERNEL);
2076 if (!data) {
2077 err = -ENOMEM;
2078 goto exit_release;
2079 }
2080
2081 data->addr = res->start;
2082 mutex_init(&data->lock);
2083 mutex_init(&data->update_lock);
2084 data->name = w83627ehf_device_names[sio_data->kind];
2085 platform_set_drvdata(pdev, data);
2086
2087 /* 627EHG and 627EHF have 10 voltage inputs; 627DHG and 667HG have 9 */
2088 data->in_num = (sio_data->kind == w83627ehf) ? 10 : 9;
2089 /* 667HG, NCT6775F, and NCT6776F have 3 pwms, and 627UHG has only 2 */
2090 switch (sio_data->kind) {
2091 default:
2092 data->pwm_num = 4;
2093 break;
2094 case w83667hg:
2095 case w83667hg_b:
2096 case nct6775:
2097 case nct6776:
2098 data->pwm_num = 3;
2099 break;
2100 case w83627uhg:
2101 data->pwm_num = 2;
2102 break;
2103 }
2104
2105 /* Default to 3 temperature inputs, code below will adjust as needed */
2106 data->have_temp = 0x07;
2107
2108 /* Deal with temperature register setup first. */
2109 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2110 int mask = 0;
2111
2112 /*
2113 * Display temperature sensor output only if it monitors
2114 * a source other than one already reported. Always display
2115 * first three temperature registers, though.
2116 */
2117 for (i = 0; i < NUM_REG_TEMP; i++) {
2118 u8 src;
2119
2120 data->reg_temp[i] = NCT6775_REG_TEMP[i];
2121 data->reg_temp_over[i] = NCT6775_REG_TEMP_OVER[i];
2122 data->reg_temp_hyst[i] = NCT6775_REG_TEMP_HYST[i];
2123 data->reg_temp_config[i] = NCT6775_REG_TEMP_CONFIG[i];
2124
2125 src = w83627ehf_read_value(data,
2126 NCT6775_REG_TEMP_SOURCE[i]);
2127 src &= 0x1f;
2128 if (src && !(mask & (1 << src))) {
2129 data->have_temp |= 1 << i;
2130 mask |= 1 << src;
2131 }
2132
2133 data->temp_src[i] = src;
2134
2135 /*
2136 * Now do some register swapping if index 0..2 don't
2137 * point to SYSTIN(1), CPUIN(2), and AUXIN(3).
2138 * Idea is to have the first three attributes
2139 * report SYSTIN, CPUIN, and AUXIN if possible
2140 * without overriding the basic system configuration.
2141 */
2142 if (i > 0 && data->temp_src[0] != 1
2143 && data->temp_src[i] == 1)
2144 w82627ehf_swap_tempreg(data, 0, i);
2145 if (i > 1 && data->temp_src[1] != 2
2146 && data->temp_src[i] == 2)
2147 w82627ehf_swap_tempreg(data, 1, i);
2148 if (i > 2 && data->temp_src[2] != 3
2149 && data->temp_src[i] == 3)
2150 w82627ehf_swap_tempreg(data, 2, i);
2151 }
2152 if (sio_data->kind == nct6776) {
2153 /*
2154 * On NCT6776, AUXTIN and VIN3 pins are shared.
2155 * Only way to detect it is to check if AUXTIN is used
2156 * as a temperature source, and if that source is
2157 * enabled.
2158 *
2159 * If that is the case, disable in6, which reports VIN3.
2160 * Otherwise disable temp3.
2161 */
2162 if (data->temp_src[2] == 3) {
2163 u8 reg;
2164
2165 if (data->reg_temp_config[2])
2166 reg = w83627ehf_read_value(data,
2167 data->reg_temp_config[2]);
2168 else
2169 reg = 0; /* Assume AUXTIN is used */
2170
2171 if (reg & 0x01)
2172 data->have_temp &= ~(1 << 2);
2173 else
2174 data->in6_skip = 1;
2175 }
2176 data->temp_label = nct6776_temp_label;
2177 } else {
2178 data->temp_label = nct6775_temp_label;
2179 }
2180 data->have_temp_offset = data->have_temp & 0x07;
2181 for (i = 0; i < 3; i++) {
2182 if (data->temp_src[i] > 3)
2183 data->have_temp_offset &= ~(1 << i);
2184 }
2185 } else if (sio_data->kind == w83667hg_b) {
2186 u8 reg;
2187
2188 w83627ehf_set_temp_reg_ehf(data, 4);
2189
2190 /*
2191 * Temperature sources are selected with bank 0, registers 0x49
2192 * and 0x4a.
2193 */
2194 reg = w83627ehf_read_value(data, 0x4a);
2195 data->temp_src[0] = reg >> 5;
2196 reg = w83627ehf_read_value(data, 0x49);
2197 data->temp_src[1] = reg & 0x07;
2198 data->temp_src[2] = (reg >> 4) & 0x07;
2199
2200 /*
2201 * W83667HG-B has another temperature register at 0x7e.
2202 * The temperature source is selected with register 0x7d.
2203 * Support it if the source differs from already reported
2204 * sources.
2205 */
2206 reg = w83627ehf_read_value(data, 0x7d);
2207 reg &= 0x07;
2208 if (reg != data->temp_src[0] && reg != data->temp_src[1]
2209 && reg != data->temp_src[2]) {
2210 data->temp_src[3] = reg;
2211 data->have_temp |= 1 << 3;
2212 }
2213
2214 /*
2215 * Chip supports either AUXTIN or VIN3. Try to find out which
2216 * one.
2217 */
2218 reg = w83627ehf_read_value(data, W83627EHF_REG_TEMP_CONFIG[2]);
2219 if (data->temp_src[2] == 2 && (reg & 0x01))
2220 data->have_temp &= ~(1 << 2);
2221
2222 if ((data->temp_src[2] == 2 && (data->have_temp & (1 << 2)))
2223 || (data->temp_src[3] == 2 && (data->have_temp & (1 << 3))))
2224 data->in6_skip = 1;
2225
2226 data->temp_label = w83667hg_b_temp_label;
2227 data->have_temp_offset = data->have_temp & 0x07;
2228 for (i = 0; i < 3; i++) {
2229 if (data->temp_src[i] > 2)
2230 data->have_temp_offset &= ~(1 << i);
2231 }
2232 } else if (sio_data->kind == w83627uhg) {
2233 u8 reg;
2234
2235 w83627ehf_set_temp_reg_ehf(data, 3);
2236
2237 /*
2238 * Temperature sources for temp2 and temp3 are selected with
2239 * bank 0, registers 0x49 and 0x4a.
2240 */
2241 data->temp_src[0] = 0; /* SYSTIN */
2242 reg = w83627ehf_read_value(data, 0x49) & 0x07;
2243 /* Adjust to have the same mapping as other source registers */
2244 if (reg == 0)
2245 data->temp_src[1] = 1;
2246 else if (reg >= 2 && reg <= 5)
2247 data->temp_src[1] = reg + 2;
2248 else /* should never happen */
2249 data->have_temp &= ~(1 << 1);
2250 reg = w83627ehf_read_value(data, 0x4a);
2251 data->temp_src[2] = reg >> 5;
2252
2253 /*
2254 * Skip temp3 if source is invalid or the same as temp1
2255 * or temp2.
2256 */
2257 if (data->temp_src[2] == 2 || data->temp_src[2] == 3 ||
2258 data->temp_src[2] == data->temp_src[0] ||
2259 ((data->have_temp & (1 << 1)) &&
2260 data->temp_src[2] == data->temp_src[1]))
2261 data->have_temp &= ~(1 << 2);
2262 else
2263 data->temp3_val_only = 1; /* No limit regs */
2264
2265 data->in6_skip = 1; /* No VIN3 */
2266
2267 data->temp_label = w83667hg_b_temp_label;
2268 data->have_temp_offset = data->have_temp & 0x03;
2269 for (i = 0; i < 3; i++) {
2270 if (data->temp_src[i] > 1)
2271 data->have_temp_offset &= ~(1 << i);
2272 }
2273 } else {
2274 w83627ehf_set_temp_reg_ehf(data, 3);
2275
2276 /* Temperature sources are fixed */
2277
2278 if (sio_data->kind == w83667hg) {
2279 u8 reg;
2280
2281 /*
2282 * Chip supports either AUXTIN or VIN3. Try to find
2283 * out which one.
2284 */
2285 reg = w83627ehf_read_value(data,
2286 W83627EHF_REG_TEMP_CONFIG[2]);
2287 if (reg & 0x01)
2288 data->have_temp &= ~(1 << 2);
2289 else
2290 data->in6_skip = 1;
2291 }
2292 data->have_temp_offset = data->have_temp & 0x07;
2293 }
2294
2295 if (sio_data->kind == nct6775) {
2296 data->has_fan_div = true;
2297 data->fan_from_reg = fan_from_reg16;
2298 data->fan_from_reg_min = fan_from_reg8;
2299 data->REG_PWM = NCT6775_REG_PWM;
2300 data->REG_TARGET = NCT6775_REG_TARGET;
2301 data->REG_FAN = NCT6775_REG_FAN;
2302 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2303 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
2304 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
2305 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
2306 data->REG_FAN_MAX_OUTPUT = NCT6775_REG_FAN_MAX_OUTPUT;
2307 data->REG_FAN_STEP_OUTPUT = NCT6775_REG_FAN_STEP_OUTPUT;
2308 } else if (sio_data->kind == nct6776) {
2309 data->has_fan_div = false;
2310 data->fan_from_reg = fan_from_reg13;
2311 data->fan_from_reg_min = fan_from_reg13;
2312 data->REG_PWM = NCT6775_REG_PWM;
2313 data->REG_TARGET = NCT6775_REG_TARGET;
2314 data->REG_FAN = NCT6775_REG_FAN;
2315 data->REG_FAN_MIN = NCT6776_REG_FAN_MIN;
2316 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
2317 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
2318 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
2319 } else if (sio_data->kind == w83667hg_b) {
2320 data->has_fan_div = true;
2321 data->fan_from_reg = fan_from_reg8;
2322 data->fan_from_reg_min = fan_from_reg8;
2323 data->REG_PWM = W83627EHF_REG_PWM;
2324 data->REG_TARGET = W83627EHF_REG_TARGET;
2325 data->REG_FAN = W83627EHF_REG_FAN;
2326 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2327 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2328 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2329 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2330 data->REG_FAN_MAX_OUTPUT =
2331 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B;
2332 data->REG_FAN_STEP_OUTPUT =
2333 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B;
2334 } else {
2335 data->has_fan_div = true;
2336 data->fan_from_reg = fan_from_reg8;
2337 data->fan_from_reg_min = fan_from_reg8;
2338 data->REG_PWM = W83627EHF_REG_PWM;
2339 data->REG_TARGET = W83627EHF_REG_TARGET;
2340 data->REG_FAN = W83627EHF_REG_FAN;
2341 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2342 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2343 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2344 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2345 data->REG_FAN_MAX_OUTPUT =
2346 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON;
2347 data->REG_FAN_STEP_OUTPUT =
2348 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON;
2349 }
2350
2351 /* Setup input voltage scaling factors */
2352 if (sio_data->kind == w83627uhg)
2353 data->scale_in = scale_in_w83627uhg;
2354 else
2355 data->scale_in = scale_in_common;
2356
2357 /* Initialize the chip */
2358 w83627ehf_init_device(data, sio_data->kind);
2359
2360 data->vrm = vid_which_vrm();
2361 superio_enter(sio_data->sioreg);
2362 /* Read VID value */
2363 if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b ||
2364 sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2365 /*
2366 * W83667HG has different pins for VID input and output, so
2367 * we can get the VID input values directly at logical device D
2368 * 0xe3.
2369 */
2370 superio_select(sio_data->sioreg, W83667HG_LD_VID);
2371 data->vid = superio_inb(sio_data->sioreg, 0xe3);
2372 err = device_create_file(dev, &dev_attr_cpu0_vid);
2373 if (err)
2374 goto exit_release;
2375 } else if (sio_data->kind != w83627uhg) {
2376 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2377 if (superio_inb(sio_data->sioreg, SIO_REG_VID_CTRL) & 0x80) {
2378 /*
2379 * Set VID input sensibility if needed. In theory the
2380 * BIOS should have set it, but in practice it's not
2381 * always the case. We only do it for the W83627EHF/EHG
2382 * because the W83627DHG is more complex in this
2383 * respect.
2384 */
2385 if (sio_data->kind == w83627ehf) {
2386 en_vrm10 = superio_inb(sio_data->sioreg,
2387 SIO_REG_EN_VRM10);
2388 if ((en_vrm10 & 0x08) && data->vrm == 90) {
2389 dev_warn(dev, "Setting VID input "
2390 "voltage to TTL\n");
2391 superio_outb(sio_data->sioreg,
2392 SIO_REG_EN_VRM10,
2393 en_vrm10 & ~0x08);
2394 } else if (!(en_vrm10 & 0x08)
2395 && data->vrm == 100) {
2396 dev_warn(dev, "Setting VID input "
2397 "voltage to VRM10\n");
2398 superio_outb(sio_data->sioreg,
2399 SIO_REG_EN_VRM10,
2400 en_vrm10 | 0x08);
2401 }
2402 }
2403
2404 data->vid = superio_inb(sio_data->sioreg,
2405 SIO_REG_VID_DATA);
2406 if (sio_data->kind == w83627ehf) /* 6 VID pins only */
2407 data->vid &= 0x3f;
2408
2409 err = device_create_file(dev, &dev_attr_cpu0_vid);
2410 if (err)
2411 goto exit_release;
2412 } else {
2413 dev_info(dev, "VID pins in output mode, CPU VID not "
2414 "available\n");
2415 }
2416 }
2417
2418 if (fan_debounce &&
2419 (sio_data->kind == nct6775 || sio_data->kind == nct6776)) {
2420 u8 tmp;
2421
2422 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2423 tmp = superio_inb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE);
2424 if (sio_data->kind == nct6776)
2425 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2426 0x3e | tmp);
2427 else
2428 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2429 0x1e | tmp);
2430 pr_info("Enabled fan debounce for chip %s\n", data->name);
2431 }
2432
2433 superio_exit(sio_data->sioreg);
2434
2435 w83627ehf_check_fan_inputs(sio_data, data);
2436
2437 /* Read fan clock dividers immediately */
2438 w83627ehf_update_fan_div_common(dev, data);
2439
2440 /* Read pwm data to save original values */
2441 w83627ehf_update_pwm_common(dev, data);
2442 for (i = 0; i < data->pwm_num; i++)
2443 data->pwm_enable_orig[i] = data->pwm_enable[i];
2444
2445 /* Register sysfs hooks */
2446 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++) {
2447 err = device_create_file(dev, &sda_sf3_arrays[i].dev_attr);
2448 if (err)
2449 goto exit_remove;
2450 }
2451
2452 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
2453 struct sensor_device_attribute *attr =
2454 &sda_sf3_max_step_arrays[i];
2455 if (data->REG_FAN_STEP_OUTPUT &&
2456 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff) {
2457 err = device_create_file(dev, &attr->dev_attr);
2458 if (err)
2459 goto exit_remove;
2460 }
2461 }
2462 /* if fan3 and fan4 are enabled create the sf3 files for them */
2463 if ((data->has_fan & (1 << 2)) && data->pwm_num >= 3)
2464 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan3); i++) {
2465 err = device_create_file(dev,
2466 &sda_sf3_arrays_fan3[i].dev_attr);
2467 if (err)
2468 goto exit_remove;
2469 }
2470 if ((data->has_fan & (1 << 3)) && data->pwm_num >= 4)
2471 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++) {
2472 err = device_create_file(dev,
2473 &sda_sf3_arrays_fan4[i].dev_attr);
2474 if (err)
2475 goto exit_remove;
2476 }
2477
2478 for (i = 0; i < data->in_num; i++) {
2479 if ((i == 6) && data->in6_skip)
2480 continue;
2481 if ((err = device_create_file(dev, &sda_in_input[i].dev_attr))
2482 || (err = device_create_file(dev,
2483 &sda_in_alarm[i].dev_attr))
2484 || (err = device_create_file(dev,
2485 &sda_in_min[i].dev_attr))
2486 || (err = device_create_file(dev,
2487 &sda_in_max[i].dev_attr)))
2488 goto exit_remove;
2489 }
2490
2491 for (i = 0; i < 5; i++) {
2492 if (data->has_fan & (1 << i)) {
2493 if ((err = device_create_file(dev,
2494 &sda_fan_input[i].dev_attr))
2495 || (err = device_create_file(dev,
2496 &sda_fan_alarm[i].dev_attr)))
2497 goto exit_remove;
2498 if (sio_data->kind != nct6776) {
2499 err = device_create_file(dev,
2500 &sda_fan_div[i].dev_attr);
2501 if (err)
2502 goto exit_remove;
2503 }
2504 if (data->has_fan_min & (1 << i)) {
2505 err = device_create_file(dev,
2506 &sda_fan_min[i].dev_attr);
2507 if (err)
2508 goto exit_remove;
2509 }
2510 if (i < data->pwm_num &&
2511 ((err = device_create_file(dev,
2512 &sda_pwm[i].dev_attr))
2513 || (err = device_create_file(dev,
2514 &sda_pwm_mode[i].dev_attr))
2515 || (err = device_create_file(dev,
2516 &sda_pwm_enable[i].dev_attr))
2517 || (err = device_create_file(dev,
2518 &sda_target_temp[i].dev_attr))
2519 || (err = device_create_file(dev,
2520 &sda_tolerance[i].dev_attr))))
2521 goto exit_remove;
2522 }
2523 }
2524
2525 for (i = 0; i < NUM_REG_TEMP; i++) {
2526 if (!(data->have_temp & (1 << i)))
2527 continue;
2528 err = device_create_file(dev, &sda_temp_input[i].dev_attr);
2529 if (err)
2530 goto exit_remove;
2531 if (data->temp_label) {
2532 err = device_create_file(dev,
2533 &sda_temp_label[i].dev_attr);
2534 if (err)
2535 goto exit_remove;
2536 }
2537 if (i == 2 && data->temp3_val_only)
2538 continue;
2539 if (data->reg_temp_over[i]) {
2540 err = device_create_file(dev,
2541 &sda_temp_max[i].dev_attr);
2542 if (err)
2543 goto exit_remove;
2544 }
2545 if (data->reg_temp_hyst[i]) {
2546 err = device_create_file(dev,
2547 &sda_temp_max_hyst[i].dev_attr);
2548 if (err)
2549 goto exit_remove;
2550 }
2551 if (i > 2)
2552 continue;
2553 if ((err = device_create_file(dev,
2554 &sda_temp_alarm[i].dev_attr))
2555 || (err = device_create_file(dev,
2556 &sda_temp_type[i].dev_attr)))
2557 goto exit_remove;
2558 if (data->have_temp_offset & (1 << i)) {
2559 err = device_create_file(dev,
2560 &sda_temp_offset[i].dev_attr);
2561 if (err)
2562 goto exit_remove;
2563 }
2564 }
2565
2566 err = device_create_file(dev, &sda_caseopen[0].dev_attr);
2567 if (err)
2568 goto exit_remove;
2569
2570 if (sio_data->kind == nct6776) {
2571 err = device_create_file(dev, &sda_caseopen[1].dev_attr);
2572 if (err)
2573 goto exit_remove;
2574 }
2575
2576 err = device_create_file(dev, &dev_attr_name);
2577 if (err)
2578 goto exit_remove;
2579
2580 data->hwmon_dev = hwmon_device_register(dev);
2581 if (IS_ERR(data->hwmon_dev)) {
2582 err = PTR_ERR(data->hwmon_dev);
2583 goto exit_remove;
2584 }
2585
2586 return 0;
2587
2588exit_remove:
2589 w83627ehf_device_remove_files(dev);
2590exit_release:
2591 platform_set_drvdata(pdev, NULL);
2592 release_region(res->start, IOREGION_LENGTH);
2593exit:
2594 return err;
2595}
2596
2597static int __devexit w83627ehf_remove(struct platform_device *pdev)
2598{
2599 struct w83627ehf_data *data = platform_get_drvdata(pdev);
2600
2601 hwmon_device_unregister(data->hwmon_dev);
2602 w83627ehf_device_remove_files(&pdev->dev);
2603 release_region(data->addr, IOREGION_LENGTH);
2604 platform_set_drvdata(pdev, NULL);
2605
2606 return 0;
2607}
2608
2609static struct platform_driver w83627ehf_driver = {
2610 .driver = {
2611 .owner = THIS_MODULE,
2612 .name = DRVNAME,
2613 },
2614 .probe = w83627ehf_probe,
2615 .remove = __devexit_p(w83627ehf_remove),
2616};
2617
2618/* w83627ehf_find() looks for a '627 in the Super-I/O config space */
2619static int __init w83627ehf_find(int sioaddr, unsigned short *addr,
2620 struct w83627ehf_sio_data *sio_data)
2621{
2622 static const char sio_name_W83627EHF[] __initconst = "W83627EHF";
2623 static const char sio_name_W83627EHG[] __initconst = "W83627EHG";
2624 static const char sio_name_W83627DHG[] __initconst = "W83627DHG";
2625 static const char sio_name_W83627DHG_P[] __initconst = "W83627DHG-P";
2626 static const char sio_name_W83627UHG[] __initconst = "W83627UHG";
2627 static const char sio_name_W83667HG[] __initconst = "W83667HG";
2628 static const char sio_name_W83667HG_B[] __initconst = "W83667HG-B";
2629 static const char sio_name_NCT6775[] __initconst = "NCT6775F";
2630 static const char sio_name_NCT6776[] __initconst = "NCT6776F";
2631
2632 u16 val;
2633 const char *sio_name;
2634
2635 superio_enter(sioaddr);
2636
2637 if (force_id)
2638 val = force_id;
2639 else
2640 val = (superio_inb(sioaddr, SIO_REG_DEVID) << 8)
2641 | superio_inb(sioaddr, SIO_REG_DEVID + 1);
2642 switch (val & SIO_ID_MASK) {
2643 case SIO_W83627EHF_ID:
2644 sio_data->kind = w83627ehf;
2645 sio_name = sio_name_W83627EHF;
2646 break;
2647 case SIO_W83627EHG_ID:
2648 sio_data->kind = w83627ehf;
2649 sio_name = sio_name_W83627EHG;
2650 break;
2651 case SIO_W83627DHG_ID:
2652 sio_data->kind = w83627dhg;
2653 sio_name = sio_name_W83627DHG;
2654 break;
2655 case SIO_W83627DHG_P_ID:
2656 sio_data->kind = w83627dhg_p;
2657 sio_name = sio_name_W83627DHG_P;
2658 break;
2659 case SIO_W83627UHG_ID:
2660 sio_data->kind = w83627uhg;
2661 sio_name = sio_name_W83627UHG;
2662 break;
2663 case SIO_W83667HG_ID:
2664 sio_data->kind = w83667hg;
2665 sio_name = sio_name_W83667HG;
2666 break;
2667 case SIO_W83667HG_B_ID:
2668 sio_data->kind = w83667hg_b;
2669 sio_name = sio_name_W83667HG_B;
2670 break;
2671 case SIO_NCT6775_ID:
2672 sio_data->kind = nct6775;
2673 sio_name = sio_name_NCT6775;
2674 break;
2675 case SIO_NCT6776_ID:
2676 sio_data->kind = nct6776;
2677 sio_name = sio_name_NCT6776;
2678 break;
2679 default:
2680 if (val != 0xffff)
2681 pr_debug("unsupported chip ID: 0x%04x\n", val);
2682 superio_exit(sioaddr);
2683 return -ENODEV;
2684 }
2685
2686 /* We have a known chip, find the HWM I/O address */
2687 superio_select(sioaddr, W83627EHF_LD_HWM);
2688 val = (superio_inb(sioaddr, SIO_REG_ADDR) << 8)
2689 | superio_inb(sioaddr, SIO_REG_ADDR + 1);
2690 *addr = val & IOREGION_ALIGNMENT;
2691 if (*addr == 0) {
2692 pr_err("Refusing to enable a Super-I/O device with a base I/O port 0\n");
2693 superio_exit(sioaddr);
2694 return -ENODEV;
2695 }
2696
2697 /* Activate logical device if needed */
2698 val = superio_inb(sioaddr, SIO_REG_ENABLE);
2699 if (!(val & 0x01)) {
2700 pr_warn("Forcibly enabling Super-I/O. "
2701 "Sensor is probably unusable.\n");
2702 superio_outb(sioaddr, SIO_REG_ENABLE, val | 0x01);
2703 }
2704
2705 superio_exit(sioaddr);
2706 pr_info("Found %s chip at %#x\n", sio_name, *addr);
2707 sio_data->sioreg = sioaddr;
2708
2709 return 0;
2710}
2711
2712/*
2713 * when Super-I/O functions move to a separate file, the Super-I/O
2714 * bus will manage the lifetime of the device and this module will only keep
2715 * track of the w83627ehf driver. But since we platform_device_alloc(), we
2716 * must keep track of the device
2717 */
2718static struct platform_device *pdev;
2719
2720static int __init sensors_w83627ehf_init(void)
2721{
2722 int err;
2723 unsigned short address;
2724 struct resource res;
2725 struct w83627ehf_sio_data sio_data;
2726
2727 /*
2728 * initialize sio_data->kind and sio_data->sioreg.
2729 *
2730 * when Super-I/O functions move to a separate file, the Super-I/O
2731 * driver will probe 0x2e and 0x4e and auto-detect the presence of a
2732 * w83627ehf hardware monitor, and call probe()
2733 */
2734 if (w83627ehf_find(0x2e, &address, &sio_data) &&
2735 w83627ehf_find(0x4e, &address, &sio_data))
2736 return -ENODEV;
2737
2738 err = platform_driver_register(&w83627ehf_driver);
2739 if (err)
2740 goto exit;
2741
2742 pdev = platform_device_alloc(DRVNAME, address);
2743 if (!pdev) {
2744 err = -ENOMEM;
2745 pr_err("Device allocation failed\n");
2746 goto exit_unregister;
2747 }
2748
2749 err = platform_device_add_data(pdev, &sio_data,
2750 sizeof(struct w83627ehf_sio_data));
2751 if (err) {
2752 pr_err("Platform data allocation failed\n");
2753 goto exit_device_put;
2754 }
2755
2756 memset(&res, 0, sizeof(res));
2757 res.name = DRVNAME;
2758 res.start = address + IOREGION_OFFSET;
2759 res.end = address + IOREGION_OFFSET + IOREGION_LENGTH - 1;
2760 res.flags = IORESOURCE_IO;
2761
2762 err = acpi_check_resource_conflict(&res);
2763 if (err)
2764 goto exit_device_put;
2765
2766 err = platform_device_add_resources(pdev, &res, 1);
2767 if (err) {
2768 pr_err("Device resource addition failed (%d)\n", err);
2769 goto exit_device_put;
2770 }
2771
2772 /* platform_device_add calls probe() */
2773 err = platform_device_add(pdev);
2774 if (err) {
2775 pr_err("Device addition failed (%d)\n", err);
2776 goto exit_device_put;
2777 }
2778
2779 return 0;
2780
2781exit_device_put:
2782 platform_device_put(pdev);
2783exit_unregister:
2784 platform_driver_unregister(&w83627ehf_driver);
2785exit:
2786 return err;
2787}
2788
2789static void __exit sensors_w83627ehf_exit(void)
2790{
2791 platform_device_unregister(pdev);
2792 platform_driver_unregister(&w83627ehf_driver);
2793}
2794
2795MODULE_AUTHOR("Jean Delvare <khali@linux-fr.org>");
2796MODULE_DESCRIPTION("W83627EHF driver");
2797MODULE_LICENSE("GPL");
2798
2799module_init(sensors_w83627ehf_init);
2800module_exit(sensors_w83627ehf_exit);