Loading...
1/*
2 * Copyright (C) 2008 Christian Lamparter <chunkeey@web.de>
3 * Copyright 2008 Johannes Berg <johannes@sipsolutions.net>
4 *
5 * This driver is a port from stlc45xx:
6 * Copyright (C) 2008 Nokia Corporation and/or its subsidiary(-ies).
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * version 2 as published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
20 * 02110-1301 USA
21 */
22
23#include <linux/module.h>
24#include <linux/platform_device.h>
25#include <linux/interrupt.h>
26#include <linux/firmware.h>
27#include <linux/delay.h>
28#include <linux/irq.h>
29#include <linux/spi/spi.h>
30#include <linux/etherdevice.h>
31#include <linux/gpio.h>
32#include <linux/slab.h>
33
34#include "p54spi.h"
35#include "p54.h"
36
37#include "lmac.h"
38
39#ifdef CONFIG_P54_SPI_DEFAULT_EEPROM
40#include "p54spi_eeprom.h"
41#endif /* CONFIG_P54_SPI_DEFAULT_EEPROM */
42
43MODULE_FIRMWARE("3826.arm");
44MODULE_ALIAS("stlc45xx");
45
46/*
47 * gpios should be handled in board files and provided via platform data,
48 * but because it's currently impossible for p54spi to have a header file
49 * in include/linux, let's use module paramaters for now
50 */
51
52static int p54spi_gpio_power = 97;
53module_param(p54spi_gpio_power, int, 0444);
54MODULE_PARM_DESC(p54spi_gpio_power, "gpio number for power line");
55
56static int p54spi_gpio_irq = 87;
57module_param(p54spi_gpio_irq, int, 0444);
58MODULE_PARM_DESC(p54spi_gpio_irq, "gpio number for irq line");
59
60static void p54spi_spi_read(struct p54s_priv *priv, u8 address,
61 void *buf, size_t len)
62{
63 struct spi_transfer t[2];
64 struct spi_message m;
65 __le16 addr;
66
67 /* We first push the address */
68 addr = cpu_to_le16(address << 8 | SPI_ADRS_READ_BIT_15);
69
70 spi_message_init(&m);
71 memset(t, 0, sizeof(t));
72
73 t[0].tx_buf = &addr;
74 t[0].len = sizeof(addr);
75 spi_message_add_tail(&t[0], &m);
76
77 t[1].rx_buf = buf;
78 t[1].len = len;
79 spi_message_add_tail(&t[1], &m);
80
81 spi_sync(priv->spi, &m);
82}
83
84
85static void p54spi_spi_write(struct p54s_priv *priv, u8 address,
86 const void *buf, size_t len)
87{
88 struct spi_transfer t[3];
89 struct spi_message m;
90 __le16 addr;
91
92 /* We first push the address */
93 addr = cpu_to_le16(address << 8);
94
95 spi_message_init(&m);
96 memset(t, 0, sizeof(t));
97
98 t[0].tx_buf = &addr;
99 t[0].len = sizeof(addr);
100 spi_message_add_tail(&t[0], &m);
101
102 t[1].tx_buf = buf;
103 t[1].len = len & ~1;
104 spi_message_add_tail(&t[1], &m);
105
106 if (len % 2) {
107 __le16 last_word;
108 last_word = cpu_to_le16(((u8 *)buf)[len - 1]);
109
110 t[2].tx_buf = &last_word;
111 t[2].len = sizeof(last_word);
112 spi_message_add_tail(&t[2], &m);
113 }
114
115 spi_sync(priv->spi, &m);
116}
117
118static u32 p54spi_read32(struct p54s_priv *priv, u8 addr)
119{
120 __le32 val;
121
122 p54spi_spi_read(priv, addr, &val, sizeof(val));
123
124 return le32_to_cpu(val);
125}
126
127static inline void p54spi_write16(struct p54s_priv *priv, u8 addr, __le16 val)
128{
129 p54spi_spi_write(priv, addr, &val, sizeof(val));
130}
131
132static inline void p54spi_write32(struct p54s_priv *priv, u8 addr, __le32 val)
133{
134 p54spi_spi_write(priv, addr, &val, sizeof(val));
135}
136
137static int p54spi_wait_bit(struct p54s_priv *priv, u16 reg, u32 bits)
138{
139 int i;
140
141 for (i = 0; i < 2000; i++) {
142 u32 buffer = p54spi_read32(priv, reg);
143 if ((buffer & bits) == bits)
144 return 1;
145 }
146 return 0;
147}
148
149static int p54spi_spi_write_dma(struct p54s_priv *priv, __le32 base,
150 const void *buf, size_t len)
151{
152 if (!p54spi_wait_bit(priv, SPI_ADRS_DMA_WRITE_CTRL, HOST_ALLOWED)) {
153 dev_err(&priv->spi->dev, "spi_write_dma not allowed "
154 "to DMA write.\n");
155 return -EAGAIN;
156 }
157
158 p54spi_write16(priv, SPI_ADRS_DMA_WRITE_CTRL,
159 cpu_to_le16(SPI_DMA_WRITE_CTRL_ENABLE));
160
161 p54spi_write16(priv, SPI_ADRS_DMA_WRITE_LEN, cpu_to_le16(len));
162 p54spi_write32(priv, SPI_ADRS_DMA_WRITE_BASE, base);
163 p54spi_spi_write(priv, SPI_ADRS_DMA_DATA, buf, len);
164 return 0;
165}
166
167static int p54spi_request_firmware(struct ieee80211_hw *dev)
168{
169 struct p54s_priv *priv = dev->priv;
170 int ret;
171
172 /* FIXME: should driver use it's own struct device? */
173 ret = request_firmware(&priv->firmware, "3826.arm", &priv->spi->dev);
174
175 if (ret < 0) {
176 dev_err(&priv->spi->dev, "request_firmware() failed: %d", ret);
177 return ret;
178 }
179
180 ret = p54_parse_firmware(dev, priv->firmware);
181 if (ret) {
182 release_firmware(priv->firmware);
183 return ret;
184 }
185
186 return 0;
187}
188
189static int p54spi_request_eeprom(struct ieee80211_hw *dev)
190{
191 struct p54s_priv *priv = dev->priv;
192 const struct firmware *eeprom;
193 int ret;
194
195 /*
196 * allow users to customize their eeprom.
197 */
198
199 ret = request_firmware(&eeprom, "3826.eeprom", &priv->spi->dev);
200 if (ret < 0) {
201#ifdef CONFIG_P54_SPI_DEFAULT_EEPROM
202 dev_info(&priv->spi->dev, "loading default eeprom...\n");
203 ret = p54_parse_eeprom(dev, (void *) p54spi_eeprom,
204 sizeof(p54spi_eeprom));
205#else
206 dev_err(&priv->spi->dev, "Failed to request user eeprom\n");
207#endif /* CONFIG_P54_SPI_DEFAULT_EEPROM */
208 } else {
209 dev_info(&priv->spi->dev, "loading user eeprom...\n");
210 ret = p54_parse_eeprom(dev, (void *) eeprom->data,
211 (int)eeprom->size);
212 release_firmware(eeprom);
213 }
214 return ret;
215}
216
217static int p54spi_upload_firmware(struct ieee80211_hw *dev)
218{
219 struct p54s_priv *priv = dev->priv;
220 unsigned long fw_len, _fw_len;
221 unsigned int offset = 0;
222 int err = 0;
223 u8 *fw;
224
225 fw_len = priv->firmware->size;
226 fw = kmemdup(priv->firmware->data, fw_len, GFP_KERNEL);
227 if (!fw)
228 return -ENOMEM;
229
230 /* stop the device */
231 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
232 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_HOST_RESET |
233 SPI_CTRL_STAT_START_HALTED));
234
235 msleep(TARGET_BOOT_SLEEP);
236
237 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
238 SPI_CTRL_STAT_HOST_OVERRIDE |
239 SPI_CTRL_STAT_START_HALTED));
240
241 msleep(TARGET_BOOT_SLEEP);
242
243 while (fw_len > 0) {
244 _fw_len = min_t(long, fw_len, SPI_MAX_PACKET_SIZE);
245
246 err = p54spi_spi_write_dma(priv, cpu_to_le32(
247 ISL38XX_DEV_FIRMWARE_ADDR + offset),
248 (fw + offset), _fw_len);
249 if (err < 0)
250 goto out;
251
252 fw_len -= _fw_len;
253 offset += _fw_len;
254 }
255
256 BUG_ON(fw_len != 0);
257
258 /* enable host interrupts */
259 p54spi_write32(priv, SPI_ADRS_HOST_INT_EN,
260 cpu_to_le32(SPI_HOST_INTS_DEFAULT));
261
262 /* boot the device */
263 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
264 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_HOST_RESET |
265 SPI_CTRL_STAT_RAM_BOOT));
266
267 msleep(TARGET_BOOT_SLEEP);
268
269 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
270 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_RAM_BOOT));
271 msleep(TARGET_BOOT_SLEEP);
272
273out:
274 kfree(fw);
275 return err;
276}
277
278static void p54spi_power_off(struct p54s_priv *priv)
279{
280 disable_irq(gpio_to_irq(p54spi_gpio_irq));
281 gpio_set_value(p54spi_gpio_power, 0);
282}
283
284static void p54spi_power_on(struct p54s_priv *priv)
285{
286 gpio_set_value(p54spi_gpio_power, 1);
287 enable_irq(gpio_to_irq(p54spi_gpio_irq));
288
289 /*
290 * need to wait a while before device can be accessed, the length
291 * is just a guess
292 */
293 msleep(10);
294}
295
296static inline void p54spi_int_ack(struct p54s_priv *priv, u32 val)
297{
298 p54spi_write32(priv, SPI_ADRS_HOST_INT_ACK, cpu_to_le32(val));
299}
300
301static int p54spi_wakeup(struct p54s_priv *priv)
302{
303 /* wake the chip */
304 p54spi_write32(priv, SPI_ADRS_ARM_INTERRUPTS,
305 cpu_to_le32(SPI_TARGET_INT_WAKEUP));
306
307 /* And wait for the READY interrupt */
308 if (!p54spi_wait_bit(priv, SPI_ADRS_HOST_INTERRUPTS,
309 SPI_HOST_INT_READY)) {
310 dev_err(&priv->spi->dev, "INT_READY timeout\n");
311 return -EBUSY;
312 }
313
314 p54spi_int_ack(priv, SPI_HOST_INT_READY);
315 return 0;
316}
317
318static inline void p54spi_sleep(struct p54s_priv *priv)
319{
320 p54spi_write32(priv, SPI_ADRS_ARM_INTERRUPTS,
321 cpu_to_le32(SPI_TARGET_INT_SLEEP));
322}
323
324static void p54spi_int_ready(struct p54s_priv *priv)
325{
326 p54spi_write32(priv, SPI_ADRS_HOST_INT_EN, cpu_to_le32(
327 SPI_HOST_INT_UPDATE | SPI_HOST_INT_SW_UPDATE));
328
329 switch (priv->fw_state) {
330 case FW_STATE_BOOTING:
331 priv->fw_state = FW_STATE_READY;
332 complete(&priv->fw_comp);
333 break;
334 case FW_STATE_RESETTING:
335 priv->fw_state = FW_STATE_READY;
336 /* TODO: reinitialize state */
337 break;
338 default:
339 break;
340 }
341}
342
343static int p54spi_rx(struct p54s_priv *priv)
344{
345 struct sk_buff *skb;
346 u16 len;
347 u16 rx_head[2];
348#define READAHEAD_SZ (sizeof(rx_head)-sizeof(u16))
349
350 if (p54spi_wakeup(priv) < 0)
351 return -EBUSY;
352
353 /* Read data size and first data word in one SPI transaction
354 * This is workaround for firmware/DMA bug,
355 * when first data word gets lost under high load.
356 */
357 p54spi_spi_read(priv, SPI_ADRS_DMA_DATA, rx_head, sizeof(rx_head));
358 len = rx_head[0];
359
360 if (len == 0) {
361 p54spi_sleep(priv);
362 dev_err(&priv->spi->dev, "rx request of zero bytes\n");
363 return 0;
364 }
365
366 /* Firmware may insert up to 4 padding bytes after the lmac header,
367 * but it does not amend the size of SPI data transfer.
368 * Such packets has correct data size in header, thus referencing
369 * past the end of allocated skb. Reserve extra 4 bytes for this case */
370 skb = dev_alloc_skb(len + 4);
371 if (!skb) {
372 p54spi_sleep(priv);
373 dev_err(&priv->spi->dev, "could not alloc skb");
374 return -ENOMEM;
375 }
376
377 if (len <= READAHEAD_SZ) {
378 memcpy(skb_put(skb, len), rx_head + 1, len);
379 } else {
380 memcpy(skb_put(skb, READAHEAD_SZ), rx_head + 1, READAHEAD_SZ);
381 p54spi_spi_read(priv, SPI_ADRS_DMA_DATA,
382 skb_put(skb, len - READAHEAD_SZ),
383 len - READAHEAD_SZ);
384 }
385 p54spi_sleep(priv);
386 /* Put additional bytes to compensate for the possible
387 * alignment-caused truncation */
388 skb_put(skb, 4);
389
390 if (p54_rx(priv->hw, skb) == 0)
391 dev_kfree_skb(skb);
392
393 return 0;
394}
395
396
397static irqreturn_t p54spi_interrupt(int irq, void *config)
398{
399 struct spi_device *spi = config;
400 struct p54s_priv *priv = dev_get_drvdata(&spi->dev);
401
402 ieee80211_queue_work(priv->hw, &priv->work);
403
404 return IRQ_HANDLED;
405}
406
407static int p54spi_tx_frame(struct p54s_priv *priv, struct sk_buff *skb)
408{
409 struct p54_hdr *hdr = (struct p54_hdr *) skb->data;
410 int ret = 0;
411
412 if (p54spi_wakeup(priv) < 0)
413 return -EBUSY;
414
415 ret = p54spi_spi_write_dma(priv, hdr->req_id, skb->data, skb->len);
416 if (ret < 0)
417 goto out;
418
419 if (!p54spi_wait_bit(priv, SPI_ADRS_HOST_INTERRUPTS,
420 SPI_HOST_INT_WR_READY)) {
421 dev_err(&priv->spi->dev, "WR_READY timeout\n");
422 ret = -EAGAIN;
423 goto out;
424 }
425
426 p54spi_int_ack(priv, SPI_HOST_INT_WR_READY);
427
428 if (FREE_AFTER_TX(skb))
429 p54_free_skb(priv->hw, skb);
430out:
431 p54spi_sleep(priv);
432 return ret;
433}
434
435static int p54spi_wq_tx(struct p54s_priv *priv)
436{
437 struct p54s_tx_info *entry;
438 struct sk_buff *skb;
439 struct ieee80211_tx_info *info;
440 struct p54_tx_info *minfo;
441 struct p54s_tx_info *dinfo;
442 unsigned long flags;
443 int ret = 0;
444
445 spin_lock_irqsave(&priv->tx_lock, flags);
446
447 while (!list_empty(&priv->tx_pending)) {
448 entry = list_entry(priv->tx_pending.next,
449 struct p54s_tx_info, tx_list);
450
451 list_del_init(&entry->tx_list);
452
453 spin_unlock_irqrestore(&priv->tx_lock, flags);
454
455 dinfo = container_of((void *) entry, struct p54s_tx_info,
456 tx_list);
457 minfo = container_of((void *) dinfo, struct p54_tx_info,
458 data);
459 info = container_of((void *) minfo, struct ieee80211_tx_info,
460 rate_driver_data);
461 skb = container_of((void *) info, struct sk_buff, cb);
462
463 ret = p54spi_tx_frame(priv, skb);
464
465 if (ret < 0) {
466 p54_free_skb(priv->hw, skb);
467 return ret;
468 }
469
470 spin_lock_irqsave(&priv->tx_lock, flags);
471 }
472 spin_unlock_irqrestore(&priv->tx_lock, flags);
473 return ret;
474}
475
476static void p54spi_op_tx(struct ieee80211_hw *dev, struct sk_buff *skb)
477{
478 struct p54s_priv *priv = dev->priv;
479 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
480 struct p54_tx_info *mi = (struct p54_tx_info *) info->rate_driver_data;
481 struct p54s_tx_info *di = (struct p54s_tx_info *) mi->data;
482 unsigned long flags;
483
484 BUILD_BUG_ON(sizeof(*di) > sizeof((mi->data)));
485
486 spin_lock_irqsave(&priv->tx_lock, flags);
487 list_add_tail(&di->tx_list, &priv->tx_pending);
488 spin_unlock_irqrestore(&priv->tx_lock, flags);
489
490 ieee80211_queue_work(priv->hw, &priv->work);
491}
492
493static void p54spi_work(struct work_struct *work)
494{
495 struct p54s_priv *priv = container_of(work, struct p54s_priv, work);
496 u32 ints;
497 int ret;
498
499 mutex_lock(&priv->mutex);
500
501 if (priv->fw_state == FW_STATE_OFF)
502 goto out;
503
504 ints = p54spi_read32(priv, SPI_ADRS_HOST_INTERRUPTS);
505
506 if (ints & SPI_HOST_INT_READY) {
507 p54spi_int_ready(priv);
508 p54spi_int_ack(priv, SPI_HOST_INT_READY);
509 }
510
511 if (priv->fw_state != FW_STATE_READY)
512 goto out;
513
514 if (ints & SPI_HOST_INT_UPDATE) {
515 p54spi_int_ack(priv, SPI_HOST_INT_UPDATE);
516 ret = p54spi_rx(priv);
517 if (ret < 0)
518 goto out;
519 }
520 if (ints & SPI_HOST_INT_SW_UPDATE) {
521 p54spi_int_ack(priv, SPI_HOST_INT_SW_UPDATE);
522 ret = p54spi_rx(priv);
523 if (ret < 0)
524 goto out;
525 }
526
527 ret = p54spi_wq_tx(priv);
528out:
529 mutex_unlock(&priv->mutex);
530}
531
532static int p54spi_op_start(struct ieee80211_hw *dev)
533{
534 struct p54s_priv *priv = dev->priv;
535 unsigned long timeout;
536 int ret = 0;
537
538 if (mutex_lock_interruptible(&priv->mutex)) {
539 ret = -EINTR;
540 goto out;
541 }
542
543 priv->fw_state = FW_STATE_BOOTING;
544
545 p54spi_power_on(priv);
546
547 ret = p54spi_upload_firmware(dev);
548 if (ret < 0) {
549 p54spi_power_off(priv);
550 goto out_unlock;
551 }
552
553 mutex_unlock(&priv->mutex);
554
555 timeout = msecs_to_jiffies(2000);
556 timeout = wait_for_completion_interruptible_timeout(&priv->fw_comp,
557 timeout);
558 if (!timeout) {
559 dev_err(&priv->spi->dev, "firmware boot failed");
560 p54spi_power_off(priv);
561 ret = -1;
562 goto out;
563 }
564
565 if (mutex_lock_interruptible(&priv->mutex)) {
566 ret = -EINTR;
567 p54spi_power_off(priv);
568 goto out;
569 }
570
571 WARN_ON(priv->fw_state != FW_STATE_READY);
572
573out_unlock:
574 mutex_unlock(&priv->mutex);
575
576out:
577 return ret;
578}
579
580static void p54spi_op_stop(struct ieee80211_hw *dev)
581{
582 struct p54s_priv *priv = dev->priv;
583 unsigned long flags;
584
585 if (mutex_lock_interruptible(&priv->mutex)) {
586 /* FIXME: how to handle this error? */
587 return;
588 }
589
590 WARN_ON(priv->fw_state != FW_STATE_READY);
591
592 cancel_work_sync(&priv->work);
593
594 p54spi_power_off(priv);
595 spin_lock_irqsave(&priv->tx_lock, flags);
596 INIT_LIST_HEAD(&priv->tx_pending);
597 spin_unlock_irqrestore(&priv->tx_lock, flags);
598
599 priv->fw_state = FW_STATE_OFF;
600 mutex_unlock(&priv->mutex);
601}
602
603static int __devinit p54spi_probe(struct spi_device *spi)
604{
605 struct p54s_priv *priv = NULL;
606 struct ieee80211_hw *hw;
607 int ret = -EINVAL;
608
609 hw = p54_init_common(sizeof(*priv));
610 if (!hw) {
611 dev_err(&spi->dev, "could not alloc ieee80211_hw");
612 return -ENOMEM;
613 }
614
615 priv = hw->priv;
616 priv->hw = hw;
617 dev_set_drvdata(&spi->dev, priv);
618 priv->spi = spi;
619
620 spi->bits_per_word = 16;
621 spi->max_speed_hz = 24000000;
622
623 ret = spi_setup(spi);
624 if (ret < 0) {
625 dev_err(&priv->spi->dev, "spi_setup failed");
626 goto err_free_common;
627 }
628
629 ret = gpio_request(p54spi_gpio_power, "p54spi power");
630 if (ret < 0) {
631 dev_err(&priv->spi->dev, "power GPIO request failed: %d", ret);
632 goto err_free_common;
633 }
634
635 ret = gpio_request(p54spi_gpio_irq, "p54spi irq");
636 if (ret < 0) {
637 dev_err(&priv->spi->dev, "irq GPIO request failed: %d", ret);
638 goto err_free_common;
639 }
640
641 gpio_direction_output(p54spi_gpio_power, 0);
642 gpio_direction_input(p54spi_gpio_irq);
643
644 ret = request_irq(gpio_to_irq(p54spi_gpio_irq),
645 p54spi_interrupt, IRQF_DISABLED, "p54spi",
646 priv->spi);
647 if (ret < 0) {
648 dev_err(&priv->spi->dev, "request_irq() failed");
649 goto err_free_common;
650 }
651
652 irq_set_irq_type(gpio_to_irq(p54spi_gpio_irq), IRQ_TYPE_EDGE_RISING);
653
654 disable_irq(gpio_to_irq(p54spi_gpio_irq));
655
656 INIT_WORK(&priv->work, p54spi_work);
657 init_completion(&priv->fw_comp);
658 INIT_LIST_HEAD(&priv->tx_pending);
659 mutex_init(&priv->mutex);
660 SET_IEEE80211_DEV(hw, &spi->dev);
661 priv->common.open = p54spi_op_start;
662 priv->common.stop = p54spi_op_stop;
663 priv->common.tx = p54spi_op_tx;
664
665 ret = p54spi_request_firmware(hw);
666 if (ret < 0)
667 goto err_free_common;
668
669 ret = p54spi_request_eeprom(hw);
670 if (ret)
671 goto err_free_common;
672
673 ret = p54_register_common(hw, &priv->spi->dev);
674 if (ret)
675 goto err_free_common;
676
677 return 0;
678
679err_free_common:
680 p54_free_common(priv->hw);
681 return ret;
682}
683
684static int __devexit p54spi_remove(struct spi_device *spi)
685{
686 struct p54s_priv *priv = dev_get_drvdata(&spi->dev);
687
688 p54_unregister_common(priv->hw);
689
690 free_irq(gpio_to_irq(p54spi_gpio_irq), spi);
691
692 gpio_free(p54spi_gpio_power);
693 gpio_free(p54spi_gpio_irq);
694 release_firmware(priv->firmware);
695
696 mutex_destroy(&priv->mutex);
697
698 p54_free_common(priv->hw);
699
700 return 0;
701}
702
703
704static struct spi_driver p54spi_driver = {
705 .driver = {
706 .name = "p54spi",
707 .bus = &spi_bus_type,
708 .owner = THIS_MODULE,
709 },
710
711 .probe = p54spi_probe,
712 .remove = __devexit_p(p54spi_remove),
713};
714
715static int __init p54spi_init(void)
716{
717 int ret;
718
719 ret = spi_register_driver(&p54spi_driver);
720 if (ret < 0) {
721 printk(KERN_ERR "failed to register SPI driver: %d", ret);
722 goto out;
723 }
724
725out:
726 return ret;
727}
728
729static void __exit p54spi_exit(void)
730{
731 spi_unregister_driver(&p54spi_driver);
732}
733
734module_init(p54spi_init);
735module_exit(p54spi_exit);
736
737MODULE_LICENSE("GPL");
738MODULE_AUTHOR("Christian Lamparter <chunkeey@web.de>");
739MODULE_ALIAS("spi:cx3110x");
740MODULE_ALIAS("spi:p54spi");
1/*
2 * Copyright (C) 2008 Christian Lamparter <chunkeey@web.de>
3 * Copyright 2008 Johannes Berg <johannes@sipsolutions.net>
4 *
5 * This driver is a port from stlc45xx:
6 * Copyright (C) 2008 Nokia Corporation and/or its subsidiary(-ies).
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * version 2 as published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
20 * 02110-1301 USA
21 */
22
23#include <linux/module.h>
24#include <linux/platform_device.h>
25#include <linux/interrupt.h>
26#include <linux/firmware.h>
27#include <linux/delay.h>
28#include <linux/irq.h>
29#include <linux/spi/spi.h>
30#include <linux/etherdevice.h>
31#include <linux/gpio.h>
32#include <linux/slab.h>
33
34#include "p54spi.h"
35#include "p54.h"
36
37#include "lmac.h"
38
39#ifdef CONFIG_P54_SPI_DEFAULT_EEPROM
40#include "p54spi_eeprom.h"
41#endif /* CONFIG_P54_SPI_DEFAULT_EEPROM */
42
43MODULE_FIRMWARE("3826.arm");
44
45/* gpios should be handled in board files and provided via platform data,
46 * but because it's currently impossible for p54spi to have a header file
47 * in include/linux, let's use module paramaters for now
48 */
49
50static int p54spi_gpio_power = 97;
51module_param(p54spi_gpio_power, int, 0444);
52MODULE_PARM_DESC(p54spi_gpio_power, "gpio number for power line");
53
54static int p54spi_gpio_irq = 87;
55module_param(p54spi_gpio_irq, int, 0444);
56MODULE_PARM_DESC(p54spi_gpio_irq, "gpio number for irq line");
57
58static void p54spi_spi_read(struct p54s_priv *priv, u8 address,
59 void *buf, size_t len)
60{
61 struct spi_transfer t[2];
62 struct spi_message m;
63 __le16 addr;
64
65 /* We first push the address */
66 addr = cpu_to_le16(address << 8 | SPI_ADRS_READ_BIT_15);
67
68 spi_message_init(&m);
69 memset(t, 0, sizeof(t));
70
71 t[0].tx_buf = &addr;
72 t[0].len = sizeof(addr);
73 spi_message_add_tail(&t[0], &m);
74
75 t[1].rx_buf = buf;
76 t[1].len = len;
77 spi_message_add_tail(&t[1], &m);
78
79 spi_sync(priv->spi, &m);
80}
81
82
83static void p54spi_spi_write(struct p54s_priv *priv, u8 address,
84 const void *buf, size_t len)
85{
86 struct spi_transfer t[3];
87 struct spi_message m;
88 __le16 addr;
89
90 /* We first push the address */
91 addr = cpu_to_le16(address << 8);
92
93 spi_message_init(&m);
94 memset(t, 0, sizeof(t));
95
96 t[0].tx_buf = &addr;
97 t[0].len = sizeof(addr);
98 spi_message_add_tail(&t[0], &m);
99
100 t[1].tx_buf = buf;
101 t[1].len = len & ~1;
102 spi_message_add_tail(&t[1], &m);
103
104 if (len % 2) {
105 __le16 last_word;
106 last_word = cpu_to_le16(((u8 *)buf)[len - 1]);
107
108 t[2].tx_buf = &last_word;
109 t[2].len = sizeof(last_word);
110 spi_message_add_tail(&t[2], &m);
111 }
112
113 spi_sync(priv->spi, &m);
114}
115
116static u32 p54spi_read32(struct p54s_priv *priv, u8 addr)
117{
118 __le32 val;
119
120 p54spi_spi_read(priv, addr, &val, sizeof(val));
121
122 return le32_to_cpu(val);
123}
124
125static inline void p54spi_write16(struct p54s_priv *priv, u8 addr, __le16 val)
126{
127 p54spi_spi_write(priv, addr, &val, sizeof(val));
128}
129
130static inline void p54spi_write32(struct p54s_priv *priv, u8 addr, __le32 val)
131{
132 p54spi_spi_write(priv, addr, &val, sizeof(val));
133}
134
135static int p54spi_wait_bit(struct p54s_priv *priv, u16 reg, u32 bits)
136{
137 int i;
138
139 for (i = 0; i < 2000; i++) {
140 u32 buffer = p54spi_read32(priv, reg);
141 if ((buffer & bits) == bits)
142 return 1;
143 }
144 return 0;
145}
146
147static int p54spi_spi_write_dma(struct p54s_priv *priv, __le32 base,
148 const void *buf, size_t len)
149{
150 if (!p54spi_wait_bit(priv, SPI_ADRS_DMA_WRITE_CTRL, HOST_ALLOWED)) {
151 dev_err(&priv->spi->dev, "spi_write_dma not allowed "
152 "to DMA write.\n");
153 return -EAGAIN;
154 }
155
156 p54spi_write16(priv, SPI_ADRS_DMA_WRITE_CTRL,
157 cpu_to_le16(SPI_DMA_WRITE_CTRL_ENABLE));
158
159 p54spi_write16(priv, SPI_ADRS_DMA_WRITE_LEN, cpu_to_le16(len));
160 p54spi_write32(priv, SPI_ADRS_DMA_WRITE_BASE, base);
161 p54spi_spi_write(priv, SPI_ADRS_DMA_DATA, buf, len);
162 return 0;
163}
164
165static int p54spi_request_firmware(struct ieee80211_hw *dev)
166{
167 struct p54s_priv *priv = dev->priv;
168 int ret;
169
170 /* FIXME: should driver use it's own struct device? */
171 ret = request_firmware(&priv->firmware, "3826.arm", &priv->spi->dev);
172
173 if (ret < 0) {
174 dev_err(&priv->spi->dev, "request_firmware() failed: %d", ret);
175 return ret;
176 }
177
178 ret = p54_parse_firmware(dev, priv->firmware);
179 if (ret) {
180 release_firmware(priv->firmware);
181 return ret;
182 }
183
184 return 0;
185}
186
187static int p54spi_request_eeprom(struct ieee80211_hw *dev)
188{
189 struct p54s_priv *priv = dev->priv;
190 const struct firmware *eeprom;
191 int ret;
192
193 /* allow users to customize their eeprom.
194 */
195
196 ret = request_firmware(&eeprom, "3826.eeprom", &priv->spi->dev);
197 if (ret < 0) {
198#ifdef CONFIG_P54_SPI_DEFAULT_EEPROM
199 dev_info(&priv->spi->dev, "loading default eeprom...\n");
200 ret = p54_parse_eeprom(dev, (void *) p54spi_eeprom,
201 sizeof(p54spi_eeprom));
202#else
203 dev_err(&priv->spi->dev, "Failed to request user eeprom\n");
204#endif /* CONFIG_P54_SPI_DEFAULT_EEPROM */
205 } else {
206 dev_info(&priv->spi->dev, "loading user eeprom...\n");
207 ret = p54_parse_eeprom(dev, (void *) eeprom->data,
208 (int)eeprom->size);
209 release_firmware(eeprom);
210 }
211 return ret;
212}
213
214static int p54spi_upload_firmware(struct ieee80211_hw *dev)
215{
216 struct p54s_priv *priv = dev->priv;
217 unsigned long fw_len, _fw_len;
218 unsigned int offset = 0;
219 int err = 0;
220 u8 *fw;
221
222 fw_len = priv->firmware->size;
223 fw = kmemdup(priv->firmware->data, fw_len, GFP_KERNEL);
224 if (!fw)
225 return -ENOMEM;
226
227 /* stop the device */
228 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
229 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_HOST_RESET |
230 SPI_CTRL_STAT_START_HALTED));
231
232 msleep(TARGET_BOOT_SLEEP);
233
234 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
235 SPI_CTRL_STAT_HOST_OVERRIDE |
236 SPI_CTRL_STAT_START_HALTED));
237
238 msleep(TARGET_BOOT_SLEEP);
239
240 while (fw_len > 0) {
241 _fw_len = min_t(long, fw_len, SPI_MAX_PACKET_SIZE);
242
243 err = p54spi_spi_write_dma(priv, cpu_to_le32(
244 ISL38XX_DEV_FIRMWARE_ADDR + offset),
245 (fw + offset), _fw_len);
246 if (err < 0)
247 goto out;
248
249 fw_len -= _fw_len;
250 offset += _fw_len;
251 }
252
253 BUG_ON(fw_len != 0);
254
255 /* enable host interrupts */
256 p54spi_write32(priv, SPI_ADRS_HOST_INT_EN,
257 cpu_to_le32(SPI_HOST_INTS_DEFAULT));
258
259 /* boot the device */
260 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
261 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_HOST_RESET |
262 SPI_CTRL_STAT_RAM_BOOT));
263
264 msleep(TARGET_BOOT_SLEEP);
265
266 p54spi_write16(priv, SPI_ADRS_DEV_CTRL_STAT, cpu_to_le16(
267 SPI_CTRL_STAT_HOST_OVERRIDE | SPI_CTRL_STAT_RAM_BOOT));
268 msleep(TARGET_BOOT_SLEEP);
269
270out:
271 kfree(fw);
272 return err;
273}
274
275static void p54spi_power_off(struct p54s_priv *priv)
276{
277 disable_irq(gpio_to_irq(p54spi_gpio_irq));
278 gpio_set_value(p54spi_gpio_power, 0);
279}
280
281static void p54spi_power_on(struct p54s_priv *priv)
282{
283 gpio_set_value(p54spi_gpio_power, 1);
284 enable_irq(gpio_to_irq(p54spi_gpio_irq));
285
286 /* need to wait a while before device can be accessed, the length
287 * is just a guess
288 */
289 msleep(10);
290}
291
292static inline void p54spi_int_ack(struct p54s_priv *priv, u32 val)
293{
294 p54spi_write32(priv, SPI_ADRS_HOST_INT_ACK, cpu_to_le32(val));
295}
296
297static int p54spi_wakeup(struct p54s_priv *priv)
298{
299 /* wake the chip */
300 p54spi_write32(priv, SPI_ADRS_ARM_INTERRUPTS,
301 cpu_to_le32(SPI_TARGET_INT_WAKEUP));
302
303 /* And wait for the READY interrupt */
304 if (!p54spi_wait_bit(priv, SPI_ADRS_HOST_INTERRUPTS,
305 SPI_HOST_INT_READY)) {
306 dev_err(&priv->spi->dev, "INT_READY timeout\n");
307 return -EBUSY;
308 }
309
310 p54spi_int_ack(priv, SPI_HOST_INT_READY);
311 return 0;
312}
313
314static inline void p54spi_sleep(struct p54s_priv *priv)
315{
316 p54spi_write32(priv, SPI_ADRS_ARM_INTERRUPTS,
317 cpu_to_le32(SPI_TARGET_INT_SLEEP));
318}
319
320static void p54spi_int_ready(struct p54s_priv *priv)
321{
322 p54spi_write32(priv, SPI_ADRS_HOST_INT_EN, cpu_to_le32(
323 SPI_HOST_INT_UPDATE | SPI_HOST_INT_SW_UPDATE));
324
325 switch (priv->fw_state) {
326 case FW_STATE_BOOTING:
327 priv->fw_state = FW_STATE_READY;
328 complete(&priv->fw_comp);
329 break;
330 case FW_STATE_RESETTING:
331 priv->fw_state = FW_STATE_READY;
332 /* TODO: reinitialize state */
333 break;
334 default:
335 break;
336 }
337}
338
339static int p54spi_rx(struct p54s_priv *priv)
340{
341 struct sk_buff *skb;
342 u16 len;
343 u16 rx_head[2];
344#define READAHEAD_SZ (sizeof(rx_head)-sizeof(u16))
345
346 if (p54spi_wakeup(priv) < 0)
347 return -EBUSY;
348
349 /* Read data size and first data word in one SPI transaction
350 * This is workaround for firmware/DMA bug,
351 * when first data word gets lost under high load.
352 */
353 p54spi_spi_read(priv, SPI_ADRS_DMA_DATA, rx_head, sizeof(rx_head));
354 len = rx_head[0];
355
356 if (len == 0) {
357 p54spi_sleep(priv);
358 dev_err(&priv->spi->dev, "rx request of zero bytes\n");
359 return 0;
360 }
361
362 /* Firmware may insert up to 4 padding bytes after the lmac header,
363 * but it does not amend the size of SPI data transfer.
364 * Such packets has correct data size in header, thus referencing
365 * past the end of allocated skb. Reserve extra 4 bytes for this case
366 */
367 skb = dev_alloc_skb(len + 4);
368 if (!skb) {
369 p54spi_sleep(priv);
370 dev_err(&priv->spi->dev, "could not alloc skb");
371 return -ENOMEM;
372 }
373
374 if (len <= READAHEAD_SZ) {
375 memcpy(skb_put(skb, len), rx_head + 1, len);
376 } else {
377 memcpy(skb_put(skb, READAHEAD_SZ), rx_head + 1, READAHEAD_SZ);
378 p54spi_spi_read(priv, SPI_ADRS_DMA_DATA,
379 skb_put(skb, len - READAHEAD_SZ),
380 len - READAHEAD_SZ);
381 }
382 p54spi_sleep(priv);
383 /* Put additional bytes to compensate for the possible
384 * alignment-caused truncation
385 */
386 skb_put(skb, 4);
387
388 if (p54_rx(priv->hw, skb) == 0)
389 dev_kfree_skb(skb);
390
391 return 0;
392}
393
394
395static irqreturn_t p54spi_interrupt(int irq, void *config)
396{
397 struct spi_device *spi = config;
398 struct p54s_priv *priv = spi_get_drvdata(spi);
399
400 ieee80211_queue_work(priv->hw, &priv->work);
401
402 return IRQ_HANDLED;
403}
404
405static int p54spi_tx_frame(struct p54s_priv *priv, struct sk_buff *skb)
406{
407 struct p54_hdr *hdr = (struct p54_hdr *) skb->data;
408 int ret = 0;
409
410 if (p54spi_wakeup(priv) < 0)
411 return -EBUSY;
412
413 ret = p54spi_spi_write_dma(priv, hdr->req_id, skb->data, skb->len);
414 if (ret < 0)
415 goto out;
416
417 if (!p54spi_wait_bit(priv, SPI_ADRS_HOST_INTERRUPTS,
418 SPI_HOST_INT_WR_READY)) {
419 dev_err(&priv->spi->dev, "WR_READY timeout\n");
420 ret = -EAGAIN;
421 goto out;
422 }
423
424 p54spi_int_ack(priv, SPI_HOST_INT_WR_READY);
425
426 if (FREE_AFTER_TX(skb))
427 p54_free_skb(priv->hw, skb);
428out:
429 p54spi_sleep(priv);
430 return ret;
431}
432
433static int p54spi_wq_tx(struct p54s_priv *priv)
434{
435 struct p54s_tx_info *entry;
436 struct sk_buff *skb;
437 struct ieee80211_tx_info *info;
438 struct p54_tx_info *minfo;
439 struct p54s_tx_info *dinfo;
440 unsigned long flags;
441 int ret = 0;
442
443 spin_lock_irqsave(&priv->tx_lock, flags);
444
445 while (!list_empty(&priv->tx_pending)) {
446 entry = list_entry(priv->tx_pending.next,
447 struct p54s_tx_info, tx_list);
448
449 list_del_init(&entry->tx_list);
450
451 spin_unlock_irqrestore(&priv->tx_lock, flags);
452
453 dinfo = container_of((void *) entry, struct p54s_tx_info,
454 tx_list);
455 minfo = container_of((void *) dinfo, struct p54_tx_info,
456 data);
457 info = container_of((void *) minfo, struct ieee80211_tx_info,
458 rate_driver_data);
459 skb = container_of((void *) info, struct sk_buff, cb);
460
461 ret = p54spi_tx_frame(priv, skb);
462
463 if (ret < 0) {
464 p54_free_skb(priv->hw, skb);
465 return ret;
466 }
467
468 spin_lock_irqsave(&priv->tx_lock, flags);
469 }
470 spin_unlock_irqrestore(&priv->tx_lock, flags);
471 return ret;
472}
473
474static void p54spi_op_tx(struct ieee80211_hw *dev, struct sk_buff *skb)
475{
476 struct p54s_priv *priv = dev->priv;
477 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
478 struct p54_tx_info *mi = (struct p54_tx_info *) info->rate_driver_data;
479 struct p54s_tx_info *di = (struct p54s_tx_info *) mi->data;
480 unsigned long flags;
481
482 BUILD_BUG_ON(sizeof(*di) > sizeof((mi->data)));
483
484 spin_lock_irqsave(&priv->tx_lock, flags);
485 list_add_tail(&di->tx_list, &priv->tx_pending);
486 spin_unlock_irqrestore(&priv->tx_lock, flags);
487
488 ieee80211_queue_work(priv->hw, &priv->work);
489}
490
491static void p54spi_work(struct work_struct *work)
492{
493 struct p54s_priv *priv = container_of(work, struct p54s_priv, work);
494 u32 ints;
495 int ret;
496
497 mutex_lock(&priv->mutex);
498
499 if (priv->fw_state == FW_STATE_OFF)
500 goto out;
501
502 ints = p54spi_read32(priv, SPI_ADRS_HOST_INTERRUPTS);
503
504 if (ints & SPI_HOST_INT_READY) {
505 p54spi_int_ready(priv);
506 p54spi_int_ack(priv, SPI_HOST_INT_READY);
507 }
508
509 if (priv->fw_state != FW_STATE_READY)
510 goto out;
511
512 if (ints & SPI_HOST_INT_UPDATE) {
513 p54spi_int_ack(priv, SPI_HOST_INT_UPDATE);
514 ret = p54spi_rx(priv);
515 if (ret < 0)
516 goto out;
517 }
518 if (ints & SPI_HOST_INT_SW_UPDATE) {
519 p54spi_int_ack(priv, SPI_HOST_INT_SW_UPDATE);
520 ret = p54spi_rx(priv);
521 if (ret < 0)
522 goto out;
523 }
524
525 ret = p54spi_wq_tx(priv);
526out:
527 mutex_unlock(&priv->mutex);
528}
529
530static int p54spi_op_start(struct ieee80211_hw *dev)
531{
532 struct p54s_priv *priv = dev->priv;
533 unsigned long timeout;
534 int ret = 0;
535
536 if (mutex_lock_interruptible(&priv->mutex)) {
537 ret = -EINTR;
538 goto out;
539 }
540
541 priv->fw_state = FW_STATE_BOOTING;
542
543 p54spi_power_on(priv);
544
545 ret = p54spi_upload_firmware(dev);
546 if (ret < 0) {
547 p54spi_power_off(priv);
548 goto out_unlock;
549 }
550
551 mutex_unlock(&priv->mutex);
552
553 timeout = msecs_to_jiffies(2000);
554 timeout = wait_for_completion_interruptible_timeout(&priv->fw_comp,
555 timeout);
556 if (!timeout) {
557 dev_err(&priv->spi->dev, "firmware boot failed");
558 p54spi_power_off(priv);
559 ret = -1;
560 goto out;
561 }
562
563 if (mutex_lock_interruptible(&priv->mutex)) {
564 ret = -EINTR;
565 p54spi_power_off(priv);
566 goto out;
567 }
568
569 WARN_ON(priv->fw_state != FW_STATE_READY);
570
571out_unlock:
572 mutex_unlock(&priv->mutex);
573
574out:
575 return ret;
576}
577
578static void p54spi_op_stop(struct ieee80211_hw *dev)
579{
580 struct p54s_priv *priv = dev->priv;
581 unsigned long flags;
582
583 mutex_lock(&priv->mutex);
584 WARN_ON(priv->fw_state != FW_STATE_READY);
585
586 p54spi_power_off(priv);
587 spin_lock_irqsave(&priv->tx_lock, flags);
588 INIT_LIST_HEAD(&priv->tx_pending);
589 spin_unlock_irqrestore(&priv->tx_lock, flags);
590
591 priv->fw_state = FW_STATE_OFF;
592 mutex_unlock(&priv->mutex);
593
594 cancel_work_sync(&priv->work);
595}
596
597static int p54spi_probe(struct spi_device *spi)
598{
599 struct p54s_priv *priv = NULL;
600 struct ieee80211_hw *hw;
601 int ret = -EINVAL;
602
603 hw = p54_init_common(sizeof(*priv));
604 if (!hw) {
605 dev_err(&spi->dev, "could not alloc ieee80211_hw");
606 return -ENOMEM;
607 }
608
609 priv = hw->priv;
610 priv->hw = hw;
611 spi_set_drvdata(spi, priv);
612 priv->spi = spi;
613
614 spi->bits_per_word = 16;
615 spi->max_speed_hz = 24000000;
616
617 ret = spi_setup(spi);
618 if (ret < 0) {
619 dev_err(&priv->spi->dev, "spi_setup failed");
620 goto err_free;
621 }
622
623 ret = gpio_request(p54spi_gpio_power, "p54spi power");
624 if (ret < 0) {
625 dev_err(&priv->spi->dev, "power GPIO request failed: %d", ret);
626 goto err_free;
627 }
628
629 ret = gpio_request(p54spi_gpio_irq, "p54spi irq");
630 if (ret < 0) {
631 dev_err(&priv->spi->dev, "irq GPIO request failed: %d", ret);
632 goto err_free_gpio_power;
633 }
634
635 gpio_direction_output(p54spi_gpio_power, 0);
636 gpio_direction_input(p54spi_gpio_irq);
637
638 ret = request_irq(gpio_to_irq(p54spi_gpio_irq),
639 p54spi_interrupt, 0, "p54spi",
640 priv->spi);
641 if (ret < 0) {
642 dev_err(&priv->spi->dev, "request_irq() failed");
643 goto err_free_gpio_irq;
644 }
645
646 irq_set_irq_type(gpio_to_irq(p54spi_gpio_irq), IRQ_TYPE_EDGE_RISING);
647
648 disable_irq(gpio_to_irq(p54spi_gpio_irq));
649
650 INIT_WORK(&priv->work, p54spi_work);
651 init_completion(&priv->fw_comp);
652 INIT_LIST_HEAD(&priv->tx_pending);
653 mutex_init(&priv->mutex);
654 spin_lock_init(&priv->tx_lock);
655 SET_IEEE80211_DEV(hw, &spi->dev);
656 priv->common.open = p54spi_op_start;
657 priv->common.stop = p54spi_op_stop;
658 priv->common.tx = p54spi_op_tx;
659
660 ret = p54spi_request_firmware(hw);
661 if (ret < 0)
662 goto err_free_common;
663
664 ret = p54spi_request_eeprom(hw);
665 if (ret)
666 goto err_free_common;
667
668 ret = p54_register_common(hw, &priv->spi->dev);
669 if (ret)
670 goto err_free_common;
671
672 return 0;
673
674err_free_common:
675 free_irq(gpio_to_irq(p54spi_gpio_irq), spi);
676err_free_gpio_irq:
677 gpio_free(p54spi_gpio_irq);
678err_free_gpio_power:
679 gpio_free(p54spi_gpio_power);
680err_free:
681 p54_free_common(priv->hw);
682 return ret;
683}
684
685static int p54spi_remove(struct spi_device *spi)
686{
687 struct p54s_priv *priv = spi_get_drvdata(spi);
688
689 p54_unregister_common(priv->hw);
690
691 free_irq(gpio_to_irq(p54spi_gpio_irq), spi);
692
693 gpio_free(p54spi_gpio_power);
694 gpio_free(p54spi_gpio_irq);
695 release_firmware(priv->firmware);
696
697 mutex_destroy(&priv->mutex);
698
699 p54_free_common(priv->hw);
700
701 return 0;
702}
703
704
705static struct spi_driver p54spi_driver = {
706 .driver = {
707 .name = "p54spi",
708 .owner = THIS_MODULE,
709 },
710
711 .probe = p54spi_probe,
712 .remove = p54spi_remove,
713};
714
715module_spi_driver(p54spi_driver);
716
717MODULE_LICENSE("GPL");
718MODULE_AUTHOR("Christian Lamparter <chunkeey@web.de>");
719MODULE_ALIAS("spi:cx3110x");
720MODULE_ALIAS("spi:p54spi");
721MODULE_ALIAS("spi:stlc45xx");