Loading...
1/*
2 * Copyright 2004 ATI Technologies Inc., Markham, Ontario
3 * Copyright 2007-8 Advanced Micro Devices, Inc.
4 * Copyright 2008 Red Hat Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 */
27#include "drmP.h"
28#include "radeon_drm.h"
29#include "radeon.h"
30#include "atom.h"
31
32#ifdef CONFIG_PPC_PMAC
33/* not sure which of these are needed */
34#include <asm/machdep.h>
35#include <asm/pmac_feature.h>
36#include <asm/prom.h>
37#include <asm/pci-bridge.h>
38#endif /* CONFIG_PPC_PMAC */
39
40/* from radeon_encoder.c */
41extern uint32_t
42radeon_get_encoder_enum(struct drm_device *dev, uint32_t supported_device,
43 uint8_t dac);
44extern void radeon_link_encoder_connector(struct drm_device *dev);
45
46/* from radeon_connector.c */
47extern void
48radeon_add_legacy_connector(struct drm_device *dev,
49 uint32_t connector_id,
50 uint32_t supported_device,
51 int connector_type,
52 struct radeon_i2c_bus_rec *i2c_bus,
53 uint16_t connector_object_id,
54 struct radeon_hpd *hpd);
55
56/* from radeon_legacy_encoder.c */
57extern void
58radeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_enum,
59 uint32_t supported_device);
60
61/* old legacy ATI BIOS routines */
62
63/* COMBIOS table offsets */
64enum radeon_combios_table_offset {
65 /* absolute offset tables */
66 COMBIOS_ASIC_INIT_1_TABLE,
67 COMBIOS_BIOS_SUPPORT_TABLE,
68 COMBIOS_DAC_PROGRAMMING_TABLE,
69 COMBIOS_MAX_COLOR_DEPTH_TABLE,
70 COMBIOS_CRTC_INFO_TABLE,
71 COMBIOS_PLL_INFO_TABLE,
72 COMBIOS_TV_INFO_TABLE,
73 COMBIOS_DFP_INFO_TABLE,
74 COMBIOS_HW_CONFIG_INFO_TABLE,
75 COMBIOS_MULTIMEDIA_INFO_TABLE,
76 COMBIOS_TV_STD_PATCH_TABLE,
77 COMBIOS_LCD_INFO_TABLE,
78 COMBIOS_MOBILE_INFO_TABLE,
79 COMBIOS_PLL_INIT_TABLE,
80 COMBIOS_MEM_CONFIG_TABLE,
81 COMBIOS_SAVE_MASK_TABLE,
82 COMBIOS_HARDCODED_EDID_TABLE,
83 COMBIOS_ASIC_INIT_2_TABLE,
84 COMBIOS_CONNECTOR_INFO_TABLE,
85 COMBIOS_DYN_CLK_1_TABLE,
86 COMBIOS_RESERVED_MEM_TABLE,
87 COMBIOS_EXT_TMDS_INFO_TABLE,
88 COMBIOS_MEM_CLK_INFO_TABLE,
89 COMBIOS_EXT_DAC_INFO_TABLE,
90 COMBIOS_MISC_INFO_TABLE,
91 COMBIOS_CRT_INFO_TABLE,
92 COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE,
93 COMBIOS_COMPONENT_VIDEO_INFO_TABLE,
94 COMBIOS_FAN_SPEED_INFO_TABLE,
95 COMBIOS_OVERDRIVE_INFO_TABLE,
96 COMBIOS_OEM_INFO_TABLE,
97 COMBIOS_DYN_CLK_2_TABLE,
98 COMBIOS_POWER_CONNECTOR_INFO_TABLE,
99 COMBIOS_I2C_INFO_TABLE,
100 /* relative offset tables */
101 COMBIOS_ASIC_INIT_3_TABLE, /* offset from misc info */
102 COMBIOS_ASIC_INIT_4_TABLE, /* offset from misc info */
103 COMBIOS_DETECTED_MEM_TABLE, /* offset from misc info */
104 COMBIOS_ASIC_INIT_5_TABLE, /* offset from misc info */
105 COMBIOS_RAM_RESET_TABLE, /* offset from mem config */
106 COMBIOS_POWERPLAY_INFO_TABLE, /* offset from mobile info */
107 COMBIOS_GPIO_INFO_TABLE, /* offset from mobile info */
108 COMBIOS_LCD_DDC_INFO_TABLE, /* offset from mobile info */
109 COMBIOS_TMDS_POWER_TABLE, /* offset from mobile info */
110 COMBIOS_TMDS_POWER_ON_TABLE, /* offset from tmds power */
111 COMBIOS_TMDS_POWER_OFF_TABLE, /* offset from tmds power */
112};
113
114enum radeon_combios_ddc {
115 DDC_NONE_DETECTED,
116 DDC_MONID,
117 DDC_DVI,
118 DDC_VGA,
119 DDC_CRT2,
120 DDC_LCD,
121 DDC_GPIO,
122};
123
124enum radeon_combios_connector {
125 CONNECTOR_NONE_LEGACY,
126 CONNECTOR_PROPRIETARY_LEGACY,
127 CONNECTOR_CRT_LEGACY,
128 CONNECTOR_DVI_I_LEGACY,
129 CONNECTOR_DVI_D_LEGACY,
130 CONNECTOR_CTV_LEGACY,
131 CONNECTOR_STV_LEGACY,
132 CONNECTOR_UNSUPPORTED_LEGACY
133};
134
135const int legacy_connector_convert[] = {
136 DRM_MODE_CONNECTOR_Unknown,
137 DRM_MODE_CONNECTOR_DVID,
138 DRM_MODE_CONNECTOR_VGA,
139 DRM_MODE_CONNECTOR_DVII,
140 DRM_MODE_CONNECTOR_DVID,
141 DRM_MODE_CONNECTOR_Composite,
142 DRM_MODE_CONNECTOR_SVIDEO,
143 DRM_MODE_CONNECTOR_Unknown,
144};
145
146static uint16_t combios_get_table_offset(struct drm_device *dev,
147 enum radeon_combios_table_offset table)
148{
149 struct radeon_device *rdev = dev->dev_private;
150 int rev;
151 uint16_t offset = 0, check_offset;
152
153 if (!rdev->bios)
154 return 0;
155
156 switch (table) {
157 /* absolute offset tables */
158 case COMBIOS_ASIC_INIT_1_TABLE:
159 check_offset = RBIOS16(rdev->bios_header_start + 0xc);
160 if (check_offset)
161 offset = check_offset;
162 break;
163 case COMBIOS_BIOS_SUPPORT_TABLE:
164 check_offset = RBIOS16(rdev->bios_header_start + 0x14);
165 if (check_offset)
166 offset = check_offset;
167 break;
168 case COMBIOS_DAC_PROGRAMMING_TABLE:
169 check_offset = RBIOS16(rdev->bios_header_start + 0x2a);
170 if (check_offset)
171 offset = check_offset;
172 break;
173 case COMBIOS_MAX_COLOR_DEPTH_TABLE:
174 check_offset = RBIOS16(rdev->bios_header_start + 0x2c);
175 if (check_offset)
176 offset = check_offset;
177 break;
178 case COMBIOS_CRTC_INFO_TABLE:
179 check_offset = RBIOS16(rdev->bios_header_start + 0x2e);
180 if (check_offset)
181 offset = check_offset;
182 break;
183 case COMBIOS_PLL_INFO_TABLE:
184 check_offset = RBIOS16(rdev->bios_header_start + 0x30);
185 if (check_offset)
186 offset = check_offset;
187 break;
188 case COMBIOS_TV_INFO_TABLE:
189 check_offset = RBIOS16(rdev->bios_header_start + 0x32);
190 if (check_offset)
191 offset = check_offset;
192 break;
193 case COMBIOS_DFP_INFO_TABLE:
194 check_offset = RBIOS16(rdev->bios_header_start + 0x34);
195 if (check_offset)
196 offset = check_offset;
197 break;
198 case COMBIOS_HW_CONFIG_INFO_TABLE:
199 check_offset = RBIOS16(rdev->bios_header_start + 0x36);
200 if (check_offset)
201 offset = check_offset;
202 break;
203 case COMBIOS_MULTIMEDIA_INFO_TABLE:
204 check_offset = RBIOS16(rdev->bios_header_start + 0x38);
205 if (check_offset)
206 offset = check_offset;
207 break;
208 case COMBIOS_TV_STD_PATCH_TABLE:
209 check_offset = RBIOS16(rdev->bios_header_start + 0x3e);
210 if (check_offset)
211 offset = check_offset;
212 break;
213 case COMBIOS_LCD_INFO_TABLE:
214 check_offset = RBIOS16(rdev->bios_header_start + 0x40);
215 if (check_offset)
216 offset = check_offset;
217 break;
218 case COMBIOS_MOBILE_INFO_TABLE:
219 check_offset = RBIOS16(rdev->bios_header_start + 0x42);
220 if (check_offset)
221 offset = check_offset;
222 break;
223 case COMBIOS_PLL_INIT_TABLE:
224 check_offset = RBIOS16(rdev->bios_header_start + 0x46);
225 if (check_offset)
226 offset = check_offset;
227 break;
228 case COMBIOS_MEM_CONFIG_TABLE:
229 check_offset = RBIOS16(rdev->bios_header_start + 0x48);
230 if (check_offset)
231 offset = check_offset;
232 break;
233 case COMBIOS_SAVE_MASK_TABLE:
234 check_offset = RBIOS16(rdev->bios_header_start + 0x4a);
235 if (check_offset)
236 offset = check_offset;
237 break;
238 case COMBIOS_HARDCODED_EDID_TABLE:
239 check_offset = RBIOS16(rdev->bios_header_start + 0x4c);
240 if (check_offset)
241 offset = check_offset;
242 break;
243 case COMBIOS_ASIC_INIT_2_TABLE:
244 check_offset = RBIOS16(rdev->bios_header_start + 0x4e);
245 if (check_offset)
246 offset = check_offset;
247 break;
248 case COMBIOS_CONNECTOR_INFO_TABLE:
249 check_offset = RBIOS16(rdev->bios_header_start + 0x50);
250 if (check_offset)
251 offset = check_offset;
252 break;
253 case COMBIOS_DYN_CLK_1_TABLE:
254 check_offset = RBIOS16(rdev->bios_header_start + 0x52);
255 if (check_offset)
256 offset = check_offset;
257 break;
258 case COMBIOS_RESERVED_MEM_TABLE:
259 check_offset = RBIOS16(rdev->bios_header_start + 0x54);
260 if (check_offset)
261 offset = check_offset;
262 break;
263 case COMBIOS_EXT_TMDS_INFO_TABLE:
264 check_offset = RBIOS16(rdev->bios_header_start + 0x58);
265 if (check_offset)
266 offset = check_offset;
267 break;
268 case COMBIOS_MEM_CLK_INFO_TABLE:
269 check_offset = RBIOS16(rdev->bios_header_start + 0x5a);
270 if (check_offset)
271 offset = check_offset;
272 break;
273 case COMBIOS_EXT_DAC_INFO_TABLE:
274 check_offset = RBIOS16(rdev->bios_header_start + 0x5c);
275 if (check_offset)
276 offset = check_offset;
277 break;
278 case COMBIOS_MISC_INFO_TABLE:
279 check_offset = RBIOS16(rdev->bios_header_start + 0x5e);
280 if (check_offset)
281 offset = check_offset;
282 break;
283 case COMBIOS_CRT_INFO_TABLE:
284 check_offset = RBIOS16(rdev->bios_header_start + 0x60);
285 if (check_offset)
286 offset = check_offset;
287 break;
288 case COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE:
289 check_offset = RBIOS16(rdev->bios_header_start + 0x62);
290 if (check_offset)
291 offset = check_offset;
292 break;
293 case COMBIOS_COMPONENT_VIDEO_INFO_TABLE:
294 check_offset = RBIOS16(rdev->bios_header_start + 0x64);
295 if (check_offset)
296 offset = check_offset;
297 break;
298 case COMBIOS_FAN_SPEED_INFO_TABLE:
299 check_offset = RBIOS16(rdev->bios_header_start + 0x66);
300 if (check_offset)
301 offset = check_offset;
302 break;
303 case COMBIOS_OVERDRIVE_INFO_TABLE:
304 check_offset = RBIOS16(rdev->bios_header_start + 0x68);
305 if (check_offset)
306 offset = check_offset;
307 break;
308 case COMBIOS_OEM_INFO_TABLE:
309 check_offset = RBIOS16(rdev->bios_header_start + 0x6a);
310 if (check_offset)
311 offset = check_offset;
312 break;
313 case COMBIOS_DYN_CLK_2_TABLE:
314 check_offset = RBIOS16(rdev->bios_header_start + 0x6c);
315 if (check_offset)
316 offset = check_offset;
317 break;
318 case COMBIOS_POWER_CONNECTOR_INFO_TABLE:
319 check_offset = RBIOS16(rdev->bios_header_start + 0x6e);
320 if (check_offset)
321 offset = check_offset;
322 break;
323 case COMBIOS_I2C_INFO_TABLE:
324 check_offset = RBIOS16(rdev->bios_header_start + 0x70);
325 if (check_offset)
326 offset = check_offset;
327 break;
328 /* relative offset tables */
329 case COMBIOS_ASIC_INIT_3_TABLE: /* offset from misc info */
330 check_offset =
331 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
332 if (check_offset) {
333 rev = RBIOS8(check_offset);
334 if (rev > 0) {
335 check_offset = RBIOS16(check_offset + 0x3);
336 if (check_offset)
337 offset = check_offset;
338 }
339 }
340 break;
341 case COMBIOS_ASIC_INIT_4_TABLE: /* offset from misc info */
342 check_offset =
343 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
344 if (check_offset) {
345 rev = RBIOS8(check_offset);
346 if (rev > 0) {
347 check_offset = RBIOS16(check_offset + 0x5);
348 if (check_offset)
349 offset = check_offset;
350 }
351 }
352 break;
353 case COMBIOS_DETECTED_MEM_TABLE: /* offset from misc info */
354 check_offset =
355 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
356 if (check_offset) {
357 rev = RBIOS8(check_offset);
358 if (rev > 0) {
359 check_offset = RBIOS16(check_offset + 0x7);
360 if (check_offset)
361 offset = check_offset;
362 }
363 }
364 break;
365 case COMBIOS_ASIC_INIT_5_TABLE: /* offset from misc info */
366 check_offset =
367 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
368 if (check_offset) {
369 rev = RBIOS8(check_offset);
370 if (rev == 2) {
371 check_offset = RBIOS16(check_offset + 0x9);
372 if (check_offset)
373 offset = check_offset;
374 }
375 }
376 break;
377 case COMBIOS_RAM_RESET_TABLE: /* offset from mem config */
378 check_offset =
379 combios_get_table_offset(dev, COMBIOS_MEM_CONFIG_TABLE);
380 if (check_offset) {
381 while (RBIOS8(check_offset++));
382 check_offset += 2;
383 if (check_offset)
384 offset = check_offset;
385 }
386 break;
387 case COMBIOS_POWERPLAY_INFO_TABLE: /* offset from mobile info */
388 check_offset =
389 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
390 if (check_offset) {
391 check_offset = RBIOS16(check_offset + 0x11);
392 if (check_offset)
393 offset = check_offset;
394 }
395 break;
396 case COMBIOS_GPIO_INFO_TABLE: /* offset from mobile info */
397 check_offset =
398 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
399 if (check_offset) {
400 check_offset = RBIOS16(check_offset + 0x13);
401 if (check_offset)
402 offset = check_offset;
403 }
404 break;
405 case COMBIOS_LCD_DDC_INFO_TABLE: /* offset from mobile info */
406 check_offset =
407 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
408 if (check_offset) {
409 check_offset = RBIOS16(check_offset + 0x15);
410 if (check_offset)
411 offset = check_offset;
412 }
413 break;
414 case COMBIOS_TMDS_POWER_TABLE: /* offset from mobile info */
415 check_offset =
416 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
417 if (check_offset) {
418 check_offset = RBIOS16(check_offset + 0x17);
419 if (check_offset)
420 offset = check_offset;
421 }
422 break;
423 case COMBIOS_TMDS_POWER_ON_TABLE: /* offset from tmds power */
424 check_offset =
425 combios_get_table_offset(dev, COMBIOS_TMDS_POWER_TABLE);
426 if (check_offset) {
427 check_offset = RBIOS16(check_offset + 0x2);
428 if (check_offset)
429 offset = check_offset;
430 }
431 break;
432 case COMBIOS_TMDS_POWER_OFF_TABLE: /* offset from tmds power */
433 check_offset =
434 combios_get_table_offset(dev, COMBIOS_TMDS_POWER_TABLE);
435 if (check_offset) {
436 check_offset = RBIOS16(check_offset + 0x4);
437 if (check_offset)
438 offset = check_offset;
439 }
440 break;
441 default:
442 break;
443 }
444
445 return offset;
446
447}
448
449bool radeon_combios_check_hardcoded_edid(struct radeon_device *rdev)
450{
451 int edid_info, size;
452 struct edid *edid;
453 unsigned char *raw;
454 edid_info = combios_get_table_offset(rdev->ddev, COMBIOS_HARDCODED_EDID_TABLE);
455 if (!edid_info)
456 return false;
457
458 raw = rdev->bios + edid_info;
459 size = EDID_LENGTH * (raw[0x7e] + 1);
460 edid = kmalloc(size, GFP_KERNEL);
461 if (edid == NULL)
462 return false;
463
464 memcpy((unsigned char *)edid, raw, size);
465
466 if (!drm_edid_is_valid(edid)) {
467 kfree(edid);
468 return false;
469 }
470
471 rdev->mode_info.bios_hardcoded_edid = edid;
472 rdev->mode_info.bios_hardcoded_edid_size = size;
473 return true;
474}
475
476/* this is used for atom LCDs as well */
477struct edid *
478radeon_bios_get_hardcoded_edid(struct radeon_device *rdev)
479{
480 struct edid *edid;
481
482 if (rdev->mode_info.bios_hardcoded_edid) {
483 edid = kmalloc(rdev->mode_info.bios_hardcoded_edid_size, GFP_KERNEL);
484 if (edid) {
485 memcpy((unsigned char *)edid,
486 (unsigned char *)rdev->mode_info.bios_hardcoded_edid,
487 rdev->mode_info.bios_hardcoded_edid_size);
488 return edid;
489 }
490 }
491 return NULL;
492}
493
494static struct radeon_i2c_bus_rec combios_setup_i2c_bus(struct radeon_device *rdev,
495 enum radeon_combios_ddc ddc,
496 u32 clk_mask,
497 u32 data_mask)
498{
499 struct radeon_i2c_bus_rec i2c;
500 int ddc_line = 0;
501
502 /* ddc id = mask reg
503 * DDC_NONE_DETECTED = none
504 * DDC_DVI = RADEON_GPIO_DVI_DDC
505 * DDC_VGA = RADEON_GPIO_VGA_DDC
506 * DDC_LCD = RADEON_GPIOPAD_MASK
507 * DDC_GPIO = RADEON_MDGPIO_MASK
508 * r1xx
509 * DDC_MONID = RADEON_GPIO_MONID
510 * DDC_CRT2 = RADEON_GPIO_CRT2_DDC
511 * r200
512 * DDC_MONID = RADEON_GPIO_MONID
513 * DDC_CRT2 = RADEON_GPIO_DVI_DDC
514 * r300/r350
515 * DDC_MONID = RADEON_GPIO_DVI_DDC
516 * DDC_CRT2 = RADEON_GPIO_DVI_DDC
517 * rv2xx/rv3xx
518 * DDC_MONID = RADEON_GPIO_MONID
519 * DDC_CRT2 = RADEON_GPIO_MONID
520 * rs3xx/rs4xx
521 * DDC_MONID = RADEON_GPIOPAD_MASK
522 * DDC_CRT2 = RADEON_GPIO_MONID
523 */
524 switch (ddc) {
525 case DDC_NONE_DETECTED:
526 default:
527 ddc_line = 0;
528 break;
529 case DDC_DVI:
530 ddc_line = RADEON_GPIO_DVI_DDC;
531 break;
532 case DDC_VGA:
533 ddc_line = RADEON_GPIO_VGA_DDC;
534 break;
535 case DDC_LCD:
536 ddc_line = RADEON_GPIOPAD_MASK;
537 break;
538 case DDC_GPIO:
539 ddc_line = RADEON_MDGPIO_MASK;
540 break;
541 case DDC_MONID:
542 if (rdev->family == CHIP_RS300 ||
543 rdev->family == CHIP_RS400 ||
544 rdev->family == CHIP_RS480)
545 ddc_line = RADEON_GPIOPAD_MASK;
546 else if (rdev->family == CHIP_R300 ||
547 rdev->family == CHIP_R350) {
548 ddc_line = RADEON_GPIO_DVI_DDC;
549 ddc = DDC_DVI;
550 } else
551 ddc_line = RADEON_GPIO_MONID;
552 break;
553 case DDC_CRT2:
554 if (rdev->family == CHIP_R200 ||
555 rdev->family == CHIP_R300 ||
556 rdev->family == CHIP_R350) {
557 ddc_line = RADEON_GPIO_DVI_DDC;
558 ddc = DDC_DVI;
559 } else if (rdev->family == CHIP_RS300 ||
560 rdev->family == CHIP_RS400 ||
561 rdev->family == CHIP_RS480)
562 ddc_line = RADEON_GPIO_MONID;
563 else if (rdev->family >= CHIP_RV350) {
564 ddc_line = RADEON_GPIO_MONID;
565 ddc = DDC_MONID;
566 } else
567 ddc_line = RADEON_GPIO_CRT2_DDC;
568 break;
569 }
570
571 if (ddc_line == RADEON_GPIOPAD_MASK) {
572 i2c.mask_clk_reg = RADEON_GPIOPAD_MASK;
573 i2c.mask_data_reg = RADEON_GPIOPAD_MASK;
574 i2c.a_clk_reg = RADEON_GPIOPAD_A;
575 i2c.a_data_reg = RADEON_GPIOPAD_A;
576 i2c.en_clk_reg = RADEON_GPIOPAD_EN;
577 i2c.en_data_reg = RADEON_GPIOPAD_EN;
578 i2c.y_clk_reg = RADEON_GPIOPAD_Y;
579 i2c.y_data_reg = RADEON_GPIOPAD_Y;
580 } else if (ddc_line == RADEON_MDGPIO_MASK) {
581 i2c.mask_clk_reg = RADEON_MDGPIO_MASK;
582 i2c.mask_data_reg = RADEON_MDGPIO_MASK;
583 i2c.a_clk_reg = RADEON_MDGPIO_A;
584 i2c.a_data_reg = RADEON_MDGPIO_A;
585 i2c.en_clk_reg = RADEON_MDGPIO_EN;
586 i2c.en_data_reg = RADEON_MDGPIO_EN;
587 i2c.y_clk_reg = RADEON_MDGPIO_Y;
588 i2c.y_data_reg = RADEON_MDGPIO_Y;
589 } else {
590 i2c.mask_clk_reg = ddc_line;
591 i2c.mask_data_reg = ddc_line;
592 i2c.a_clk_reg = ddc_line;
593 i2c.a_data_reg = ddc_line;
594 i2c.en_clk_reg = ddc_line;
595 i2c.en_data_reg = ddc_line;
596 i2c.y_clk_reg = ddc_line;
597 i2c.y_data_reg = ddc_line;
598 }
599
600 if (clk_mask && data_mask) {
601 /* system specific masks */
602 i2c.mask_clk_mask = clk_mask;
603 i2c.mask_data_mask = data_mask;
604 i2c.a_clk_mask = clk_mask;
605 i2c.a_data_mask = data_mask;
606 i2c.en_clk_mask = clk_mask;
607 i2c.en_data_mask = data_mask;
608 i2c.y_clk_mask = clk_mask;
609 i2c.y_data_mask = data_mask;
610 } else if ((ddc_line == RADEON_GPIOPAD_MASK) ||
611 (ddc_line == RADEON_MDGPIO_MASK)) {
612 /* default gpiopad masks */
613 i2c.mask_clk_mask = (0x20 << 8);
614 i2c.mask_data_mask = 0x80;
615 i2c.a_clk_mask = (0x20 << 8);
616 i2c.a_data_mask = 0x80;
617 i2c.en_clk_mask = (0x20 << 8);
618 i2c.en_data_mask = 0x80;
619 i2c.y_clk_mask = (0x20 << 8);
620 i2c.y_data_mask = 0x80;
621 } else {
622 /* default masks for ddc pads */
623 i2c.mask_clk_mask = RADEON_GPIO_EN_1;
624 i2c.mask_data_mask = RADEON_GPIO_EN_0;
625 i2c.a_clk_mask = RADEON_GPIO_A_1;
626 i2c.a_data_mask = RADEON_GPIO_A_0;
627 i2c.en_clk_mask = RADEON_GPIO_EN_1;
628 i2c.en_data_mask = RADEON_GPIO_EN_0;
629 i2c.y_clk_mask = RADEON_GPIO_Y_1;
630 i2c.y_data_mask = RADEON_GPIO_Y_0;
631 }
632
633 switch (rdev->family) {
634 case CHIP_R100:
635 case CHIP_RV100:
636 case CHIP_RS100:
637 case CHIP_RV200:
638 case CHIP_RS200:
639 case CHIP_RS300:
640 switch (ddc_line) {
641 case RADEON_GPIO_DVI_DDC:
642 i2c.hw_capable = true;
643 break;
644 default:
645 i2c.hw_capable = false;
646 break;
647 }
648 break;
649 case CHIP_R200:
650 switch (ddc_line) {
651 case RADEON_GPIO_DVI_DDC:
652 case RADEON_GPIO_MONID:
653 i2c.hw_capable = true;
654 break;
655 default:
656 i2c.hw_capable = false;
657 break;
658 }
659 break;
660 case CHIP_RV250:
661 case CHIP_RV280:
662 switch (ddc_line) {
663 case RADEON_GPIO_VGA_DDC:
664 case RADEON_GPIO_DVI_DDC:
665 case RADEON_GPIO_CRT2_DDC:
666 i2c.hw_capable = true;
667 break;
668 default:
669 i2c.hw_capable = false;
670 break;
671 }
672 break;
673 case CHIP_R300:
674 case CHIP_R350:
675 switch (ddc_line) {
676 case RADEON_GPIO_VGA_DDC:
677 case RADEON_GPIO_DVI_DDC:
678 i2c.hw_capable = true;
679 break;
680 default:
681 i2c.hw_capable = false;
682 break;
683 }
684 break;
685 case CHIP_RV350:
686 case CHIP_RV380:
687 case CHIP_RS400:
688 case CHIP_RS480:
689 switch (ddc_line) {
690 case RADEON_GPIO_VGA_DDC:
691 case RADEON_GPIO_DVI_DDC:
692 i2c.hw_capable = true;
693 break;
694 case RADEON_GPIO_MONID:
695 /* hw i2c on RADEON_GPIO_MONID doesn't seem to work
696 * reliably on some pre-r4xx hardware; not sure why.
697 */
698 i2c.hw_capable = false;
699 break;
700 default:
701 i2c.hw_capable = false;
702 break;
703 }
704 break;
705 default:
706 i2c.hw_capable = false;
707 break;
708 }
709 i2c.mm_i2c = false;
710
711 i2c.i2c_id = ddc;
712 i2c.hpd = RADEON_HPD_NONE;
713
714 if (ddc_line)
715 i2c.valid = true;
716 else
717 i2c.valid = false;
718
719 return i2c;
720}
721
722void radeon_combios_i2c_init(struct radeon_device *rdev)
723{
724 struct drm_device *dev = rdev->ddev;
725 struct radeon_i2c_bus_rec i2c;
726
727 /* actual hw pads
728 * r1xx/rs2xx/rs3xx
729 * 0x60, 0x64, 0x68, 0x6c, gpiopads, mm
730 * r200
731 * 0x60, 0x64, 0x68, mm
732 * r300/r350
733 * 0x60, 0x64, mm
734 * rv2xx/rv3xx/rs4xx
735 * 0x60, 0x64, 0x68, gpiopads, mm
736 */
737
738 /* 0x60 */
739 i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
740 rdev->i2c_bus[0] = radeon_i2c_create(dev, &i2c, "DVI_DDC");
741 /* 0x64 */
742 i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
743 rdev->i2c_bus[1] = radeon_i2c_create(dev, &i2c, "VGA_DDC");
744
745 /* mm i2c */
746 i2c.valid = true;
747 i2c.hw_capable = true;
748 i2c.mm_i2c = true;
749 i2c.i2c_id = 0xa0;
750 rdev->i2c_bus[2] = radeon_i2c_create(dev, &i2c, "MM_I2C");
751
752 if (rdev->family == CHIP_R300 ||
753 rdev->family == CHIP_R350) {
754 /* only 2 sw i2c pads */
755 } else if (rdev->family == CHIP_RS300 ||
756 rdev->family == CHIP_RS400 ||
757 rdev->family == CHIP_RS480) {
758 u16 offset;
759 u8 id, blocks, clk, data;
760 int i;
761
762 /* 0x68 */
763 i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
764 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
765
766 offset = combios_get_table_offset(dev, COMBIOS_I2C_INFO_TABLE);
767 if (offset) {
768 blocks = RBIOS8(offset + 2);
769 for (i = 0; i < blocks; i++) {
770 id = RBIOS8(offset + 3 + (i * 5) + 0);
771 if (id == 136) {
772 clk = RBIOS8(offset + 3 + (i * 5) + 3);
773 data = RBIOS8(offset + 3 + (i * 5) + 4);
774 /* gpiopad */
775 i2c = combios_setup_i2c_bus(rdev, DDC_MONID,
776 (1 << clk), (1 << data));
777 rdev->i2c_bus[4] = radeon_i2c_create(dev, &i2c, "GPIOPAD_MASK");
778 break;
779 }
780 }
781 }
782 } else if ((rdev->family == CHIP_R200) ||
783 (rdev->family >= CHIP_R300)) {
784 /* 0x68 */
785 i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
786 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
787 } else {
788 /* 0x68 */
789 i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
790 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
791 /* 0x6c */
792 i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
793 rdev->i2c_bus[4] = radeon_i2c_create(dev, &i2c, "CRT2_DDC");
794 }
795}
796
797bool radeon_combios_get_clock_info(struct drm_device *dev)
798{
799 struct radeon_device *rdev = dev->dev_private;
800 uint16_t pll_info;
801 struct radeon_pll *p1pll = &rdev->clock.p1pll;
802 struct radeon_pll *p2pll = &rdev->clock.p2pll;
803 struct radeon_pll *spll = &rdev->clock.spll;
804 struct radeon_pll *mpll = &rdev->clock.mpll;
805 int8_t rev;
806 uint16_t sclk, mclk;
807
808 pll_info = combios_get_table_offset(dev, COMBIOS_PLL_INFO_TABLE);
809 if (pll_info) {
810 rev = RBIOS8(pll_info);
811
812 /* pixel clocks */
813 p1pll->reference_freq = RBIOS16(pll_info + 0xe);
814 p1pll->reference_div = RBIOS16(pll_info + 0x10);
815 p1pll->pll_out_min = RBIOS32(pll_info + 0x12);
816 p1pll->pll_out_max = RBIOS32(pll_info + 0x16);
817 p1pll->lcd_pll_out_min = p1pll->pll_out_min;
818 p1pll->lcd_pll_out_max = p1pll->pll_out_max;
819
820 if (rev > 9) {
821 p1pll->pll_in_min = RBIOS32(pll_info + 0x36);
822 p1pll->pll_in_max = RBIOS32(pll_info + 0x3a);
823 } else {
824 p1pll->pll_in_min = 40;
825 p1pll->pll_in_max = 500;
826 }
827 *p2pll = *p1pll;
828
829 /* system clock */
830 spll->reference_freq = RBIOS16(pll_info + 0x1a);
831 spll->reference_div = RBIOS16(pll_info + 0x1c);
832 spll->pll_out_min = RBIOS32(pll_info + 0x1e);
833 spll->pll_out_max = RBIOS32(pll_info + 0x22);
834
835 if (rev > 10) {
836 spll->pll_in_min = RBIOS32(pll_info + 0x48);
837 spll->pll_in_max = RBIOS32(pll_info + 0x4c);
838 } else {
839 /* ??? */
840 spll->pll_in_min = 40;
841 spll->pll_in_max = 500;
842 }
843
844 /* memory clock */
845 mpll->reference_freq = RBIOS16(pll_info + 0x26);
846 mpll->reference_div = RBIOS16(pll_info + 0x28);
847 mpll->pll_out_min = RBIOS32(pll_info + 0x2a);
848 mpll->pll_out_max = RBIOS32(pll_info + 0x2e);
849
850 if (rev > 10) {
851 mpll->pll_in_min = RBIOS32(pll_info + 0x5a);
852 mpll->pll_in_max = RBIOS32(pll_info + 0x5e);
853 } else {
854 /* ??? */
855 mpll->pll_in_min = 40;
856 mpll->pll_in_max = 500;
857 }
858
859 /* default sclk/mclk */
860 sclk = RBIOS16(pll_info + 0xa);
861 mclk = RBIOS16(pll_info + 0x8);
862 if (sclk == 0)
863 sclk = 200 * 100;
864 if (mclk == 0)
865 mclk = 200 * 100;
866
867 rdev->clock.default_sclk = sclk;
868 rdev->clock.default_mclk = mclk;
869
870 if (RBIOS32(pll_info + 0x16))
871 rdev->clock.max_pixel_clock = RBIOS32(pll_info + 0x16);
872 else
873 rdev->clock.max_pixel_clock = 35000; /* might need something asic specific */
874
875 return true;
876 }
877 return false;
878}
879
880bool radeon_combios_sideport_present(struct radeon_device *rdev)
881{
882 struct drm_device *dev = rdev->ddev;
883 u16 igp_info;
884
885 /* sideport is AMD only */
886 if (rdev->family == CHIP_RS400)
887 return false;
888
889 igp_info = combios_get_table_offset(dev, COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE);
890
891 if (igp_info) {
892 if (RBIOS16(igp_info + 0x4))
893 return true;
894 }
895 return false;
896}
897
898static const uint32_t default_primarydac_adj[CHIP_LAST] = {
899 0x00000808, /* r100 */
900 0x00000808, /* rv100 */
901 0x00000808, /* rs100 */
902 0x00000808, /* rv200 */
903 0x00000808, /* rs200 */
904 0x00000808, /* r200 */
905 0x00000808, /* rv250 */
906 0x00000000, /* rs300 */
907 0x00000808, /* rv280 */
908 0x00000808, /* r300 */
909 0x00000808, /* r350 */
910 0x00000808, /* rv350 */
911 0x00000808, /* rv380 */
912 0x00000808, /* r420 */
913 0x00000808, /* r423 */
914 0x00000808, /* rv410 */
915 0x00000000, /* rs400 */
916 0x00000000, /* rs480 */
917};
918
919static void radeon_legacy_get_primary_dac_info_from_table(struct radeon_device *rdev,
920 struct radeon_encoder_primary_dac *p_dac)
921{
922 p_dac->ps2_pdac_adj = default_primarydac_adj[rdev->family];
923 return;
924}
925
926struct radeon_encoder_primary_dac *radeon_combios_get_primary_dac_info(struct
927 radeon_encoder
928 *encoder)
929{
930 struct drm_device *dev = encoder->base.dev;
931 struct radeon_device *rdev = dev->dev_private;
932 uint16_t dac_info;
933 uint8_t rev, bg, dac;
934 struct radeon_encoder_primary_dac *p_dac = NULL;
935 int found = 0;
936
937 p_dac = kzalloc(sizeof(struct radeon_encoder_primary_dac),
938 GFP_KERNEL);
939
940 if (!p_dac)
941 return NULL;
942
943 /* check CRT table */
944 dac_info = combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
945 if (dac_info) {
946 rev = RBIOS8(dac_info) & 0x3;
947 if (rev < 2) {
948 bg = RBIOS8(dac_info + 0x2) & 0xf;
949 dac = (RBIOS8(dac_info + 0x2) >> 4) & 0xf;
950 p_dac->ps2_pdac_adj = (bg << 8) | (dac);
951 } else {
952 bg = RBIOS8(dac_info + 0x2) & 0xf;
953 dac = RBIOS8(dac_info + 0x3) & 0xf;
954 p_dac->ps2_pdac_adj = (bg << 8) | (dac);
955 }
956 /* if the values are all zeros, use the table */
957 if (p_dac->ps2_pdac_adj)
958 found = 1;
959 }
960
961 if (!found) /* fallback to defaults */
962 radeon_legacy_get_primary_dac_info_from_table(rdev, p_dac);
963
964 return p_dac;
965}
966
967enum radeon_tv_std
968radeon_combios_get_tv_info(struct radeon_device *rdev)
969{
970 struct drm_device *dev = rdev->ddev;
971 uint16_t tv_info;
972 enum radeon_tv_std tv_std = TV_STD_NTSC;
973
974 tv_info = combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
975 if (tv_info) {
976 if (RBIOS8(tv_info + 6) == 'T') {
977 switch (RBIOS8(tv_info + 7) & 0xf) {
978 case 1:
979 tv_std = TV_STD_NTSC;
980 DRM_DEBUG_KMS("Default TV standard: NTSC\n");
981 break;
982 case 2:
983 tv_std = TV_STD_PAL;
984 DRM_DEBUG_KMS("Default TV standard: PAL\n");
985 break;
986 case 3:
987 tv_std = TV_STD_PAL_M;
988 DRM_DEBUG_KMS("Default TV standard: PAL-M\n");
989 break;
990 case 4:
991 tv_std = TV_STD_PAL_60;
992 DRM_DEBUG_KMS("Default TV standard: PAL-60\n");
993 break;
994 case 5:
995 tv_std = TV_STD_NTSC_J;
996 DRM_DEBUG_KMS("Default TV standard: NTSC-J\n");
997 break;
998 case 6:
999 tv_std = TV_STD_SCART_PAL;
1000 DRM_DEBUG_KMS("Default TV standard: SCART-PAL\n");
1001 break;
1002 default:
1003 tv_std = TV_STD_NTSC;
1004 DRM_DEBUG_KMS
1005 ("Unknown TV standard; defaulting to NTSC\n");
1006 break;
1007 }
1008
1009 switch ((RBIOS8(tv_info + 9) >> 2) & 0x3) {
1010 case 0:
1011 DRM_DEBUG_KMS("29.498928713 MHz TV ref clk\n");
1012 break;
1013 case 1:
1014 DRM_DEBUG_KMS("28.636360000 MHz TV ref clk\n");
1015 break;
1016 case 2:
1017 DRM_DEBUG_KMS("14.318180000 MHz TV ref clk\n");
1018 break;
1019 case 3:
1020 DRM_DEBUG_KMS("27.000000000 MHz TV ref clk\n");
1021 break;
1022 default:
1023 break;
1024 }
1025 }
1026 }
1027 return tv_std;
1028}
1029
1030static const uint32_t default_tvdac_adj[CHIP_LAST] = {
1031 0x00000000, /* r100 */
1032 0x00280000, /* rv100 */
1033 0x00000000, /* rs100 */
1034 0x00880000, /* rv200 */
1035 0x00000000, /* rs200 */
1036 0x00000000, /* r200 */
1037 0x00770000, /* rv250 */
1038 0x00290000, /* rs300 */
1039 0x00560000, /* rv280 */
1040 0x00780000, /* r300 */
1041 0x00770000, /* r350 */
1042 0x00780000, /* rv350 */
1043 0x00780000, /* rv380 */
1044 0x01080000, /* r420 */
1045 0x01080000, /* r423 */
1046 0x01080000, /* rv410 */
1047 0x00780000, /* rs400 */
1048 0x00780000, /* rs480 */
1049};
1050
1051static void radeon_legacy_get_tv_dac_info_from_table(struct radeon_device *rdev,
1052 struct radeon_encoder_tv_dac *tv_dac)
1053{
1054 tv_dac->ps2_tvdac_adj = default_tvdac_adj[rdev->family];
1055 if ((rdev->flags & RADEON_IS_MOBILITY) && (rdev->family == CHIP_RV250))
1056 tv_dac->ps2_tvdac_adj = 0x00880000;
1057 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1058 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1059 return;
1060}
1061
1062struct radeon_encoder_tv_dac *radeon_combios_get_tv_dac_info(struct
1063 radeon_encoder
1064 *encoder)
1065{
1066 struct drm_device *dev = encoder->base.dev;
1067 struct radeon_device *rdev = dev->dev_private;
1068 uint16_t dac_info;
1069 uint8_t rev, bg, dac;
1070 struct radeon_encoder_tv_dac *tv_dac = NULL;
1071 int found = 0;
1072
1073 tv_dac = kzalloc(sizeof(struct radeon_encoder_tv_dac), GFP_KERNEL);
1074 if (!tv_dac)
1075 return NULL;
1076
1077 /* first check TV table */
1078 dac_info = combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
1079 if (dac_info) {
1080 rev = RBIOS8(dac_info + 0x3);
1081 if (rev > 4) {
1082 bg = RBIOS8(dac_info + 0xc) & 0xf;
1083 dac = RBIOS8(dac_info + 0xd) & 0xf;
1084 tv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);
1085
1086 bg = RBIOS8(dac_info + 0xe) & 0xf;
1087 dac = RBIOS8(dac_info + 0xf) & 0xf;
1088 tv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);
1089
1090 bg = RBIOS8(dac_info + 0x10) & 0xf;
1091 dac = RBIOS8(dac_info + 0x11) & 0xf;
1092 tv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);
1093 /* if the values are all zeros, use the table */
1094 if (tv_dac->ps2_tvdac_adj)
1095 found = 1;
1096 } else if (rev > 1) {
1097 bg = RBIOS8(dac_info + 0xc) & 0xf;
1098 dac = (RBIOS8(dac_info + 0xc) >> 4) & 0xf;
1099 tv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);
1100
1101 bg = RBIOS8(dac_info + 0xd) & 0xf;
1102 dac = (RBIOS8(dac_info + 0xd) >> 4) & 0xf;
1103 tv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);
1104
1105 bg = RBIOS8(dac_info + 0xe) & 0xf;
1106 dac = (RBIOS8(dac_info + 0xe) >> 4) & 0xf;
1107 tv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);
1108 /* if the values are all zeros, use the table */
1109 if (tv_dac->ps2_tvdac_adj)
1110 found = 1;
1111 }
1112 tv_dac->tv_std = radeon_combios_get_tv_info(rdev);
1113 }
1114 if (!found) {
1115 /* then check CRT table */
1116 dac_info =
1117 combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
1118 if (dac_info) {
1119 rev = RBIOS8(dac_info) & 0x3;
1120 if (rev < 2) {
1121 bg = RBIOS8(dac_info + 0x3) & 0xf;
1122 dac = (RBIOS8(dac_info + 0x3) >> 4) & 0xf;
1123 tv_dac->ps2_tvdac_adj =
1124 (bg << 16) | (dac << 20);
1125 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1126 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1127 /* if the values are all zeros, use the table */
1128 if (tv_dac->ps2_tvdac_adj)
1129 found = 1;
1130 } else {
1131 bg = RBIOS8(dac_info + 0x4) & 0xf;
1132 dac = RBIOS8(dac_info + 0x5) & 0xf;
1133 tv_dac->ps2_tvdac_adj =
1134 (bg << 16) | (dac << 20);
1135 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1136 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1137 /* if the values are all zeros, use the table */
1138 if (tv_dac->ps2_tvdac_adj)
1139 found = 1;
1140 }
1141 } else {
1142 DRM_INFO("No TV DAC info found in BIOS\n");
1143 }
1144 }
1145
1146 if (!found) /* fallback to defaults */
1147 radeon_legacy_get_tv_dac_info_from_table(rdev, tv_dac);
1148
1149 return tv_dac;
1150}
1151
1152static struct radeon_encoder_lvds *radeon_legacy_get_lvds_info_from_regs(struct
1153 radeon_device
1154 *rdev)
1155{
1156 struct radeon_encoder_lvds *lvds = NULL;
1157 uint32_t fp_vert_stretch, fp_horz_stretch;
1158 uint32_t ppll_div_sel, ppll_val;
1159 uint32_t lvds_ss_gen_cntl = RREG32(RADEON_LVDS_SS_GEN_CNTL);
1160
1161 lvds = kzalloc(sizeof(struct radeon_encoder_lvds), GFP_KERNEL);
1162
1163 if (!lvds)
1164 return NULL;
1165
1166 fp_vert_stretch = RREG32(RADEON_FP_VERT_STRETCH);
1167 fp_horz_stretch = RREG32(RADEON_FP_HORZ_STRETCH);
1168
1169 /* These should be fail-safe defaults, fingers crossed */
1170 lvds->panel_pwr_delay = 200;
1171 lvds->panel_vcc_delay = 2000;
1172
1173 lvds->lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
1174 lvds->panel_digon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) & 0xf;
1175 lvds->panel_blon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY2_SHIFT) & 0xf;
1176
1177 if (fp_vert_stretch & RADEON_VERT_STRETCH_ENABLE)
1178 lvds->native_mode.vdisplay =
1179 ((fp_vert_stretch & RADEON_VERT_PANEL_SIZE) >>
1180 RADEON_VERT_PANEL_SHIFT) + 1;
1181 else
1182 lvds->native_mode.vdisplay =
1183 (RREG32(RADEON_CRTC_V_TOTAL_DISP) >> 16) + 1;
1184
1185 if (fp_horz_stretch & RADEON_HORZ_STRETCH_ENABLE)
1186 lvds->native_mode.hdisplay =
1187 (((fp_horz_stretch & RADEON_HORZ_PANEL_SIZE) >>
1188 RADEON_HORZ_PANEL_SHIFT) + 1) * 8;
1189 else
1190 lvds->native_mode.hdisplay =
1191 ((RREG32(RADEON_CRTC_H_TOTAL_DISP) >> 16) + 1) * 8;
1192
1193 if ((lvds->native_mode.hdisplay < 640) ||
1194 (lvds->native_mode.vdisplay < 480)) {
1195 lvds->native_mode.hdisplay = 640;
1196 lvds->native_mode.vdisplay = 480;
1197 }
1198
1199 ppll_div_sel = RREG8(RADEON_CLOCK_CNTL_INDEX + 1) & 0x3;
1200 ppll_val = RREG32_PLL(RADEON_PPLL_DIV_0 + ppll_div_sel);
1201 if ((ppll_val & 0x000707ff) == 0x1bb)
1202 lvds->use_bios_dividers = false;
1203 else {
1204 lvds->panel_ref_divider =
1205 RREG32_PLL(RADEON_PPLL_REF_DIV) & 0x3ff;
1206 lvds->panel_post_divider = (ppll_val >> 16) & 0x7;
1207 lvds->panel_fb_divider = ppll_val & 0x7ff;
1208
1209 if ((lvds->panel_ref_divider != 0) &&
1210 (lvds->panel_fb_divider > 3))
1211 lvds->use_bios_dividers = true;
1212 }
1213 lvds->panel_vcc_delay = 200;
1214
1215 DRM_INFO("Panel info derived from registers\n");
1216 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay,
1217 lvds->native_mode.vdisplay);
1218
1219 return lvds;
1220}
1221
1222struct radeon_encoder_lvds *radeon_combios_get_lvds_info(struct radeon_encoder
1223 *encoder)
1224{
1225 struct drm_device *dev = encoder->base.dev;
1226 struct radeon_device *rdev = dev->dev_private;
1227 uint16_t lcd_info;
1228 uint32_t panel_setup;
1229 char stmp[30];
1230 int tmp, i;
1231 struct radeon_encoder_lvds *lvds = NULL;
1232
1233 lcd_info = combios_get_table_offset(dev, COMBIOS_LCD_INFO_TABLE);
1234
1235 if (lcd_info) {
1236 lvds = kzalloc(sizeof(struct radeon_encoder_lvds), GFP_KERNEL);
1237
1238 if (!lvds)
1239 return NULL;
1240
1241 for (i = 0; i < 24; i++)
1242 stmp[i] = RBIOS8(lcd_info + i + 1);
1243 stmp[24] = 0;
1244
1245 DRM_INFO("Panel ID String: %s\n", stmp);
1246
1247 lvds->native_mode.hdisplay = RBIOS16(lcd_info + 0x19);
1248 lvds->native_mode.vdisplay = RBIOS16(lcd_info + 0x1b);
1249
1250 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay,
1251 lvds->native_mode.vdisplay);
1252
1253 lvds->panel_vcc_delay = RBIOS16(lcd_info + 0x2c);
1254 lvds->panel_vcc_delay = min_t(u16, lvds->panel_vcc_delay, 2000);
1255
1256 lvds->panel_pwr_delay = RBIOS8(lcd_info + 0x24);
1257 lvds->panel_digon_delay = RBIOS16(lcd_info + 0x38) & 0xf;
1258 lvds->panel_blon_delay = (RBIOS16(lcd_info + 0x38) >> 4) & 0xf;
1259
1260 lvds->panel_ref_divider = RBIOS16(lcd_info + 0x2e);
1261 lvds->panel_post_divider = RBIOS8(lcd_info + 0x30);
1262 lvds->panel_fb_divider = RBIOS16(lcd_info + 0x31);
1263 if ((lvds->panel_ref_divider != 0) &&
1264 (lvds->panel_fb_divider > 3))
1265 lvds->use_bios_dividers = true;
1266
1267 panel_setup = RBIOS32(lcd_info + 0x39);
1268 lvds->lvds_gen_cntl = 0xff00;
1269 if (panel_setup & 0x1)
1270 lvds->lvds_gen_cntl |= RADEON_LVDS_PANEL_FORMAT;
1271
1272 if ((panel_setup >> 4) & 0x1)
1273 lvds->lvds_gen_cntl |= RADEON_LVDS_PANEL_TYPE;
1274
1275 switch ((panel_setup >> 8) & 0x7) {
1276 case 0:
1277 lvds->lvds_gen_cntl |= RADEON_LVDS_NO_FM;
1278 break;
1279 case 1:
1280 lvds->lvds_gen_cntl |= RADEON_LVDS_2_GREY;
1281 break;
1282 case 2:
1283 lvds->lvds_gen_cntl |= RADEON_LVDS_4_GREY;
1284 break;
1285 default:
1286 break;
1287 }
1288
1289 if ((panel_setup >> 16) & 0x1)
1290 lvds->lvds_gen_cntl |= RADEON_LVDS_FP_POL_LOW;
1291
1292 if ((panel_setup >> 17) & 0x1)
1293 lvds->lvds_gen_cntl |= RADEON_LVDS_LP_POL_LOW;
1294
1295 if ((panel_setup >> 18) & 0x1)
1296 lvds->lvds_gen_cntl |= RADEON_LVDS_DTM_POL_LOW;
1297
1298 if ((panel_setup >> 23) & 0x1)
1299 lvds->lvds_gen_cntl |= RADEON_LVDS_BL_CLK_SEL;
1300
1301 lvds->lvds_gen_cntl |= (panel_setup & 0xf0000000);
1302
1303 for (i = 0; i < 32; i++) {
1304 tmp = RBIOS16(lcd_info + 64 + i * 2);
1305 if (tmp == 0)
1306 break;
1307
1308 if ((RBIOS16(tmp) == lvds->native_mode.hdisplay) &&
1309 (RBIOS16(tmp + 2) == lvds->native_mode.vdisplay)) {
1310 lvds->native_mode.htotal = lvds->native_mode.hdisplay +
1311 (RBIOS16(tmp + 17) - RBIOS16(tmp + 19)) * 8;
1312 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay +
1313 (RBIOS16(tmp + 21) - RBIOS16(tmp + 19) - 1) * 8;
1314 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start +
1315 (RBIOS8(tmp + 23) * 8);
1316
1317 lvds->native_mode.vtotal = lvds->native_mode.vdisplay +
1318 (RBIOS16(tmp + 24) - RBIOS16(tmp + 26));
1319 lvds->native_mode.vsync_start = lvds->native_mode.vdisplay +
1320 ((RBIOS16(tmp + 28) & 0x7ff) - RBIOS16(tmp + 26));
1321 lvds->native_mode.vsync_end = lvds->native_mode.vsync_start +
1322 ((RBIOS16(tmp + 28) & 0xf800) >> 11);
1323
1324 lvds->native_mode.clock = RBIOS16(tmp + 9) * 10;
1325 lvds->native_mode.flags = 0;
1326 /* set crtc values */
1327 drm_mode_set_crtcinfo(&lvds->native_mode, CRTC_INTERLACE_HALVE_V);
1328
1329 }
1330 }
1331 } else {
1332 DRM_INFO("No panel info found in BIOS\n");
1333 lvds = radeon_legacy_get_lvds_info_from_regs(rdev);
1334 }
1335
1336 if (lvds)
1337 encoder->native_mode = lvds->native_mode;
1338 return lvds;
1339}
1340
1341static const struct radeon_tmds_pll default_tmds_pll[CHIP_LAST][4] = {
1342 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_R100 */
1343 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RV100 */
1344 {{0, 0}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RS100 */
1345 {{15000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RV200 */
1346 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RS200 */
1347 {{15000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_R200 */
1348 {{15500, 0x81b}, {0xffffffff, 0x83f}, {0, 0}, {0, 0}}, /* CHIP_RV250 */
1349 {{0, 0}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RS300 */
1350 {{13000, 0x400f4}, {15000, 0x400f7}, {0xffffffff, 0x40111}, {0, 0}}, /* CHIP_RV280 */
1351 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R300 */
1352 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R350 */
1353 {{15000, 0xb0155}, {0xffffffff, 0xb01cb}, {0, 0}, {0, 0}}, /* CHIP_RV350 */
1354 {{15000, 0xb0155}, {0xffffffff, 0xb01cb}, {0, 0}, {0, 0}}, /* CHIP_RV380 */
1355 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R420 */
1356 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R423 */
1357 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RV410 */
1358 { {0, 0}, {0, 0}, {0, 0}, {0, 0} }, /* CHIP_RS400 */
1359 { {0, 0}, {0, 0}, {0, 0}, {0, 0} }, /* CHIP_RS480 */
1360};
1361
1362bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
1363 struct radeon_encoder_int_tmds *tmds)
1364{
1365 struct drm_device *dev = encoder->base.dev;
1366 struct radeon_device *rdev = dev->dev_private;
1367 int i;
1368
1369 for (i = 0; i < 4; i++) {
1370 tmds->tmds_pll[i].value =
1371 default_tmds_pll[rdev->family][i].value;
1372 tmds->tmds_pll[i].freq = default_tmds_pll[rdev->family][i].freq;
1373 }
1374
1375 return true;
1376}
1377
1378bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
1379 struct radeon_encoder_int_tmds *tmds)
1380{
1381 struct drm_device *dev = encoder->base.dev;
1382 struct radeon_device *rdev = dev->dev_private;
1383 uint16_t tmds_info;
1384 int i, n;
1385 uint8_t ver;
1386
1387 tmds_info = combios_get_table_offset(dev, COMBIOS_DFP_INFO_TABLE);
1388
1389 if (tmds_info) {
1390 ver = RBIOS8(tmds_info);
1391 DRM_DEBUG_KMS("DFP table revision: %d\n", ver);
1392 if (ver == 3) {
1393 n = RBIOS8(tmds_info + 5) + 1;
1394 if (n > 4)
1395 n = 4;
1396 for (i = 0; i < n; i++) {
1397 tmds->tmds_pll[i].value =
1398 RBIOS32(tmds_info + i * 10 + 0x08);
1399 tmds->tmds_pll[i].freq =
1400 RBIOS16(tmds_info + i * 10 + 0x10);
1401 DRM_DEBUG_KMS("TMDS PLL From COMBIOS %u %x\n",
1402 tmds->tmds_pll[i].freq,
1403 tmds->tmds_pll[i].value);
1404 }
1405 } else if (ver == 4) {
1406 int stride = 0;
1407 n = RBIOS8(tmds_info + 5) + 1;
1408 if (n > 4)
1409 n = 4;
1410 for (i = 0; i < n; i++) {
1411 tmds->tmds_pll[i].value =
1412 RBIOS32(tmds_info + stride + 0x08);
1413 tmds->tmds_pll[i].freq =
1414 RBIOS16(tmds_info + stride + 0x10);
1415 if (i == 0)
1416 stride += 10;
1417 else
1418 stride += 6;
1419 DRM_DEBUG_KMS("TMDS PLL From COMBIOS %u %x\n",
1420 tmds->tmds_pll[i].freq,
1421 tmds->tmds_pll[i].value);
1422 }
1423 }
1424 } else {
1425 DRM_INFO("No TMDS info found in BIOS\n");
1426 return false;
1427 }
1428 return true;
1429}
1430
1431bool radeon_legacy_get_ext_tmds_info_from_table(struct radeon_encoder *encoder,
1432 struct radeon_encoder_ext_tmds *tmds)
1433{
1434 struct drm_device *dev = encoder->base.dev;
1435 struct radeon_device *rdev = dev->dev_private;
1436 struct radeon_i2c_bus_rec i2c_bus;
1437
1438 /* default for macs */
1439 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1440 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1441
1442 /* XXX some macs have duallink chips */
1443 switch (rdev->mode_info.connector_table) {
1444 case CT_POWERBOOK_EXTERNAL:
1445 case CT_MINI_EXTERNAL:
1446 default:
1447 tmds->dvo_chip = DVO_SIL164;
1448 tmds->slave_addr = 0x70 >> 1; /* 7 bit addressing */
1449 break;
1450 }
1451
1452 return true;
1453}
1454
1455bool radeon_legacy_get_ext_tmds_info_from_combios(struct radeon_encoder *encoder,
1456 struct radeon_encoder_ext_tmds *tmds)
1457{
1458 struct drm_device *dev = encoder->base.dev;
1459 struct radeon_device *rdev = dev->dev_private;
1460 uint16_t offset;
1461 uint8_t ver;
1462 enum radeon_combios_ddc gpio;
1463 struct radeon_i2c_bus_rec i2c_bus;
1464
1465 tmds->i2c_bus = NULL;
1466 if (rdev->flags & RADEON_IS_IGP) {
1467 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1468 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1469 tmds->dvo_chip = DVO_SIL164;
1470 tmds->slave_addr = 0x70 >> 1; /* 7 bit addressing */
1471 } else {
1472 offset = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
1473 if (offset) {
1474 ver = RBIOS8(offset);
1475 DRM_DEBUG_KMS("External TMDS Table revision: %d\n", ver);
1476 tmds->slave_addr = RBIOS8(offset + 4 + 2);
1477 tmds->slave_addr >>= 1; /* 7 bit addressing */
1478 gpio = RBIOS8(offset + 4 + 3);
1479 if (gpio == DDC_LCD) {
1480 /* MM i2c */
1481 i2c_bus.valid = true;
1482 i2c_bus.hw_capable = true;
1483 i2c_bus.mm_i2c = true;
1484 i2c_bus.i2c_id = 0xa0;
1485 } else
1486 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 0, 0);
1487 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1488 }
1489 }
1490
1491 if (!tmds->i2c_bus) {
1492 DRM_INFO("No valid Ext TMDS info found in BIOS\n");
1493 return false;
1494 }
1495
1496 return true;
1497}
1498
1499bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev)
1500{
1501 struct radeon_device *rdev = dev->dev_private;
1502 struct radeon_i2c_bus_rec ddc_i2c;
1503 struct radeon_hpd hpd;
1504
1505 rdev->mode_info.connector_table = radeon_connector_table;
1506 if (rdev->mode_info.connector_table == CT_NONE) {
1507#ifdef CONFIG_PPC_PMAC
1508 if (of_machine_is_compatible("PowerBook3,3")) {
1509 /* powerbook with VGA */
1510 rdev->mode_info.connector_table = CT_POWERBOOK_VGA;
1511 } else if (of_machine_is_compatible("PowerBook3,4") ||
1512 of_machine_is_compatible("PowerBook3,5")) {
1513 /* powerbook with internal tmds */
1514 rdev->mode_info.connector_table = CT_POWERBOOK_INTERNAL;
1515 } else if (of_machine_is_compatible("PowerBook5,1") ||
1516 of_machine_is_compatible("PowerBook5,2") ||
1517 of_machine_is_compatible("PowerBook5,3") ||
1518 of_machine_is_compatible("PowerBook5,4") ||
1519 of_machine_is_compatible("PowerBook5,5")) {
1520 /* powerbook with external single link tmds (sil164) */
1521 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1522 } else if (of_machine_is_compatible("PowerBook5,6")) {
1523 /* powerbook with external dual or single link tmds */
1524 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1525 } else if (of_machine_is_compatible("PowerBook5,7") ||
1526 of_machine_is_compatible("PowerBook5,8") ||
1527 of_machine_is_compatible("PowerBook5,9")) {
1528 /* PowerBook6,2 ? */
1529 /* powerbook with external dual link tmds (sil1178?) */
1530 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1531 } else if (of_machine_is_compatible("PowerBook4,1") ||
1532 of_machine_is_compatible("PowerBook4,2") ||
1533 of_machine_is_compatible("PowerBook4,3") ||
1534 of_machine_is_compatible("PowerBook6,3") ||
1535 of_machine_is_compatible("PowerBook6,5") ||
1536 of_machine_is_compatible("PowerBook6,7")) {
1537 /* ibook */
1538 rdev->mode_info.connector_table = CT_IBOOK;
1539 } else if (of_machine_is_compatible("PowerMac4,4")) {
1540 /* emac */
1541 rdev->mode_info.connector_table = CT_EMAC;
1542 } else if (of_machine_is_compatible("PowerMac10,1")) {
1543 /* mini with internal tmds */
1544 rdev->mode_info.connector_table = CT_MINI_INTERNAL;
1545 } else if (of_machine_is_compatible("PowerMac10,2")) {
1546 /* mini with external tmds */
1547 rdev->mode_info.connector_table = CT_MINI_EXTERNAL;
1548 } else if (of_machine_is_compatible("PowerMac12,1")) {
1549 /* PowerMac8,1 ? */
1550 /* imac g5 isight */
1551 rdev->mode_info.connector_table = CT_IMAC_G5_ISIGHT;
1552 } else if ((rdev->pdev->device == 0x4a48) &&
1553 (rdev->pdev->subsystem_vendor == 0x1002) &&
1554 (rdev->pdev->subsystem_device == 0x4a48)) {
1555 /* Mac X800 */
1556 rdev->mode_info.connector_table = CT_MAC_X800;
1557 } else if ((of_machine_is_compatible("PowerMac7,2") ||
1558 of_machine_is_compatible("PowerMac7,3")) &&
1559 (rdev->pdev->device == 0x4150) &&
1560 (rdev->pdev->subsystem_vendor == 0x1002) &&
1561 (rdev->pdev->subsystem_device == 0x4150)) {
1562 /* Mac G5 tower 9600 */
1563 rdev->mode_info.connector_table = CT_MAC_G5_9600;
1564 } else
1565#endif /* CONFIG_PPC_PMAC */
1566#ifdef CONFIG_PPC64
1567 if (ASIC_IS_RN50(rdev))
1568 rdev->mode_info.connector_table = CT_RN50_POWER;
1569 else
1570#endif
1571 rdev->mode_info.connector_table = CT_GENERIC;
1572 }
1573
1574 switch (rdev->mode_info.connector_table) {
1575 case CT_GENERIC:
1576 DRM_INFO("Connector Table: %d (generic)\n",
1577 rdev->mode_info.connector_table);
1578 /* these are the most common settings */
1579 if (rdev->flags & RADEON_SINGLE_CRTC) {
1580 /* VGA - primary dac */
1581 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1582 hpd.hpd = RADEON_HPD_NONE;
1583 radeon_add_legacy_encoder(dev,
1584 radeon_get_encoder_enum(dev,
1585 ATOM_DEVICE_CRT1_SUPPORT,
1586 1),
1587 ATOM_DEVICE_CRT1_SUPPORT);
1588 radeon_add_legacy_connector(dev, 0,
1589 ATOM_DEVICE_CRT1_SUPPORT,
1590 DRM_MODE_CONNECTOR_VGA,
1591 &ddc_i2c,
1592 CONNECTOR_OBJECT_ID_VGA,
1593 &hpd);
1594 } else if (rdev->flags & RADEON_IS_MOBILITY) {
1595 /* LVDS */
1596 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_NONE_DETECTED, 0, 0);
1597 hpd.hpd = RADEON_HPD_NONE;
1598 radeon_add_legacy_encoder(dev,
1599 radeon_get_encoder_enum(dev,
1600 ATOM_DEVICE_LCD1_SUPPORT,
1601 0),
1602 ATOM_DEVICE_LCD1_SUPPORT);
1603 radeon_add_legacy_connector(dev, 0,
1604 ATOM_DEVICE_LCD1_SUPPORT,
1605 DRM_MODE_CONNECTOR_LVDS,
1606 &ddc_i2c,
1607 CONNECTOR_OBJECT_ID_LVDS,
1608 &hpd);
1609
1610 /* VGA - primary dac */
1611 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1612 hpd.hpd = RADEON_HPD_NONE;
1613 radeon_add_legacy_encoder(dev,
1614 radeon_get_encoder_enum(dev,
1615 ATOM_DEVICE_CRT1_SUPPORT,
1616 1),
1617 ATOM_DEVICE_CRT1_SUPPORT);
1618 radeon_add_legacy_connector(dev, 1,
1619 ATOM_DEVICE_CRT1_SUPPORT,
1620 DRM_MODE_CONNECTOR_VGA,
1621 &ddc_i2c,
1622 CONNECTOR_OBJECT_ID_VGA,
1623 &hpd);
1624 } else {
1625 /* DVI-I - tv dac, int tmds */
1626 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1627 hpd.hpd = RADEON_HPD_1;
1628 radeon_add_legacy_encoder(dev,
1629 radeon_get_encoder_enum(dev,
1630 ATOM_DEVICE_DFP1_SUPPORT,
1631 0),
1632 ATOM_DEVICE_DFP1_SUPPORT);
1633 radeon_add_legacy_encoder(dev,
1634 radeon_get_encoder_enum(dev,
1635 ATOM_DEVICE_CRT2_SUPPORT,
1636 2),
1637 ATOM_DEVICE_CRT2_SUPPORT);
1638 radeon_add_legacy_connector(dev, 0,
1639 ATOM_DEVICE_DFP1_SUPPORT |
1640 ATOM_DEVICE_CRT2_SUPPORT,
1641 DRM_MODE_CONNECTOR_DVII,
1642 &ddc_i2c,
1643 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1644 &hpd);
1645
1646 /* VGA - primary dac */
1647 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1648 hpd.hpd = RADEON_HPD_NONE;
1649 radeon_add_legacy_encoder(dev,
1650 radeon_get_encoder_enum(dev,
1651 ATOM_DEVICE_CRT1_SUPPORT,
1652 1),
1653 ATOM_DEVICE_CRT1_SUPPORT);
1654 radeon_add_legacy_connector(dev, 1,
1655 ATOM_DEVICE_CRT1_SUPPORT,
1656 DRM_MODE_CONNECTOR_VGA,
1657 &ddc_i2c,
1658 CONNECTOR_OBJECT_ID_VGA,
1659 &hpd);
1660 }
1661
1662 if (rdev->family != CHIP_R100 && rdev->family != CHIP_R200) {
1663 /* TV - tv dac */
1664 ddc_i2c.valid = false;
1665 hpd.hpd = RADEON_HPD_NONE;
1666 radeon_add_legacy_encoder(dev,
1667 radeon_get_encoder_enum(dev,
1668 ATOM_DEVICE_TV1_SUPPORT,
1669 2),
1670 ATOM_DEVICE_TV1_SUPPORT);
1671 radeon_add_legacy_connector(dev, 2,
1672 ATOM_DEVICE_TV1_SUPPORT,
1673 DRM_MODE_CONNECTOR_SVIDEO,
1674 &ddc_i2c,
1675 CONNECTOR_OBJECT_ID_SVIDEO,
1676 &hpd);
1677 }
1678 break;
1679 case CT_IBOOK:
1680 DRM_INFO("Connector Table: %d (ibook)\n",
1681 rdev->mode_info.connector_table);
1682 /* LVDS */
1683 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1684 hpd.hpd = RADEON_HPD_NONE;
1685 radeon_add_legacy_encoder(dev,
1686 radeon_get_encoder_enum(dev,
1687 ATOM_DEVICE_LCD1_SUPPORT,
1688 0),
1689 ATOM_DEVICE_LCD1_SUPPORT);
1690 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1691 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1692 CONNECTOR_OBJECT_ID_LVDS,
1693 &hpd);
1694 /* VGA - TV DAC */
1695 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1696 hpd.hpd = RADEON_HPD_NONE;
1697 radeon_add_legacy_encoder(dev,
1698 radeon_get_encoder_enum(dev,
1699 ATOM_DEVICE_CRT2_SUPPORT,
1700 2),
1701 ATOM_DEVICE_CRT2_SUPPORT);
1702 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1703 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1704 CONNECTOR_OBJECT_ID_VGA,
1705 &hpd);
1706 /* TV - TV DAC */
1707 ddc_i2c.valid = false;
1708 hpd.hpd = RADEON_HPD_NONE;
1709 radeon_add_legacy_encoder(dev,
1710 radeon_get_encoder_enum(dev,
1711 ATOM_DEVICE_TV1_SUPPORT,
1712 2),
1713 ATOM_DEVICE_TV1_SUPPORT);
1714 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1715 DRM_MODE_CONNECTOR_SVIDEO,
1716 &ddc_i2c,
1717 CONNECTOR_OBJECT_ID_SVIDEO,
1718 &hpd);
1719 break;
1720 case CT_POWERBOOK_EXTERNAL:
1721 DRM_INFO("Connector Table: %d (powerbook external tmds)\n",
1722 rdev->mode_info.connector_table);
1723 /* LVDS */
1724 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1725 hpd.hpd = RADEON_HPD_NONE;
1726 radeon_add_legacy_encoder(dev,
1727 radeon_get_encoder_enum(dev,
1728 ATOM_DEVICE_LCD1_SUPPORT,
1729 0),
1730 ATOM_DEVICE_LCD1_SUPPORT);
1731 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1732 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1733 CONNECTOR_OBJECT_ID_LVDS,
1734 &hpd);
1735 /* DVI-I - primary dac, ext tmds */
1736 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1737 hpd.hpd = RADEON_HPD_2; /* ??? */
1738 radeon_add_legacy_encoder(dev,
1739 radeon_get_encoder_enum(dev,
1740 ATOM_DEVICE_DFP2_SUPPORT,
1741 0),
1742 ATOM_DEVICE_DFP2_SUPPORT);
1743 radeon_add_legacy_encoder(dev,
1744 radeon_get_encoder_enum(dev,
1745 ATOM_DEVICE_CRT1_SUPPORT,
1746 1),
1747 ATOM_DEVICE_CRT1_SUPPORT);
1748 /* XXX some are SL */
1749 radeon_add_legacy_connector(dev, 1,
1750 ATOM_DEVICE_DFP2_SUPPORT |
1751 ATOM_DEVICE_CRT1_SUPPORT,
1752 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1753 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I,
1754 &hpd);
1755 /* TV - TV DAC */
1756 ddc_i2c.valid = false;
1757 hpd.hpd = RADEON_HPD_NONE;
1758 radeon_add_legacy_encoder(dev,
1759 radeon_get_encoder_enum(dev,
1760 ATOM_DEVICE_TV1_SUPPORT,
1761 2),
1762 ATOM_DEVICE_TV1_SUPPORT);
1763 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1764 DRM_MODE_CONNECTOR_SVIDEO,
1765 &ddc_i2c,
1766 CONNECTOR_OBJECT_ID_SVIDEO,
1767 &hpd);
1768 break;
1769 case CT_POWERBOOK_INTERNAL:
1770 DRM_INFO("Connector Table: %d (powerbook internal tmds)\n",
1771 rdev->mode_info.connector_table);
1772 /* LVDS */
1773 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1774 hpd.hpd = RADEON_HPD_NONE;
1775 radeon_add_legacy_encoder(dev,
1776 radeon_get_encoder_enum(dev,
1777 ATOM_DEVICE_LCD1_SUPPORT,
1778 0),
1779 ATOM_DEVICE_LCD1_SUPPORT);
1780 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1781 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1782 CONNECTOR_OBJECT_ID_LVDS,
1783 &hpd);
1784 /* DVI-I - primary dac, int tmds */
1785 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1786 hpd.hpd = RADEON_HPD_1; /* ??? */
1787 radeon_add_legacy_encoder(dev,
1788 radeon_get_encoder_enum(dev,
1789 ATOM_DEVICE_DFP1_SUPPORT,
1790 0),
1791 ATOM_DEVICE_DFP1_SUPPORT);
1792 radeon_add_legacy_encoder(dev,
1793 radeon_get_encoder_enum(dev,
1794 ATOM_DEVICE_CRT1_SUPPORT,
1795 1),
1796 ATOM_DEVICE_CRT1_SUPPORT);
1797 radeon_add_legacy_connector(dev, 1,
1798 ATOM_DEVICE_DFP1_SUPPORT |
1799 ATOM_DEVICE_CRT1_SUPPORT,
1800 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1801 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1802 &hpd);
1803 /* TV - TV DAC */
1804 ddc_i2c.valid = false;
1805 hpd.hpd = RADEON_HPD_NONE;
1806 radeon_add_legacy_encoder(dev,
1807 radeon_get_encoder_enum(dev,
1808 ATOM_DEVICE_TV1_SUPPORT,
1809 2),
1810 ATOM_DEVICE_TV1_SUPPORT);
1811 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1812 DRM_MODE_CONNECTOR_SVIDEO,
1813 &ddc_i2c,
1814 CONNECTOR_OBJECT_ID_SVIDEO,
1815 &hpd);
1816 break;
1817 case CT_POWERBOOK_VGA:
1818 DRM_INFO("Connector Table: %d (powerbook vga)\n",
1819 rdev->mode_info.connector_table);
1820 /* LVDS */
1821 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1822 hpd.hpd = RADEON_HPD_NONE;
1823 radeon_add_legacy_encoder(dev,
1824 radeon_get_encoder_enum(dev,
1825 ATOM_DEVICE_LCD1_SUPPORT,
1826 0),
1827 ATOM_DEVICE_LCD1_SUPPORT);
1828 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1829 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1830 CONNECTOR_OBJECT_ID_LVDS,
1831 &hpd);
1832 /* VGA - primary dac */
1833 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1834 hpd.hpd = RADEON_HPD_NONE;
1835 radeon_add_legacy_encoder(dev,
1836 radeon_get_encoder_enum(dev,
1837 ATOM_DEVICE_CRT1_SUPPORT,
1838 1),
1839 ATOM_DEVICE_CRT1_SUPPORT);
1840 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT1_SUPPORT,
1841 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1842 CONNECTOR_OBJECT_ID_VGA,
1843 &hpd);
1844 /* TV - TV DAC */
1845 ddc_i2c.valid = false;
1846 hpd.hpd = RADEON_HPD_NONE;
1847 radeon_add_legacy_encoder(dev,
1848 radeon_get_encoder_enum(dev,
1849 ATOM_DEVICE_TV1_SUPPORT,
1850 2),
1851 ATOM_DEVICE_TV1_SUPPORT);
1852 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1853 DRM_MODE_CONNECTOR_SVIDEO,
1854 &ddc_i2c,
1855 CONNECTOR_OBJECT_ID_SVIDEO,
1856 &hpd);
1857 break;
1858 case CT_MINI_EXTERNAL:
1859 DRM_INFO("Connector Table: %d (mini external tmds)\n",
1860 rdev->mode_info.connector_table);
1861 /* DVI-I - tv dac, ext tmds */
1862 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1863 hpd.hpd = RADEON_HPD_2; /* ??? */
1864 radeon_add_legacy_encoder(dev,
1865 radeon_get_encoder_enum(dev,
1866 ATOM_DEVICE_DFP2_SUPPORT,
1867 0),
1868 ATOM_DEVICE_DFP2_SUPPORT);
1869 radeon_add_legacy_encoder(dev,
1870 radeon_get_encoder_enum(dev,
1871 ATOM_DEVICE_CRT2_SUPPORT,
1872 2),
1873 ATOM_DEVICE_CRT2_SUPPORT);
1874 /* XXX are any DL? */
1875 radeon_add_legacy_connector(dev, 0,
1876 ATOM_DEVICE_DFP2_SUPPORT |
1877 ATOM_DEVICE_CRT2_SUPPORT,
1878 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1879 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1880 &hpd);
1881 /* TV - TV DAC */
1882 ddc_i2c.valid = false;
1883 hpd.hpd = RADEON_HPD_NONE;
1884 radeon_add_legacy_encoder(dev,
1885 radeon_get_encoder_enum(dev,
1886 ATOM_DEVICE_TV1_SUPPORT,
1887 2),
1888 ATOM_DEVICE_TV1_SUPPORT);
1889 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_TV1_SUPPORT,
1890 DRM_MODE_CONNECTOR_SVIDEO,
1891 &ddc_i2c,
1892 CONNECTOR_OBJECT_ID_SVIDEO,
1893 &hpd);
1894 break;
1895 case CT_MINI_INTERNAL:
1896 DRM_INFO("Connector Table: %d (mini internal tmds)\n",
1897 rdev->mode_info.connector_table);
1898 /* DVI-I - tv dac, int tmds */
1899 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1900 hpd.hpd = RADEON_HPD_1; /* ??? */
1901 radeon_add_legacy_encoder(dev,
1902 radeon_get_encoder_enum(dev,
1903 ATOM_DEVICE_DFP1_SUPPORT,
1904 0),
1905 ATOM_DEVICE_DFP1_SUPPORT);
1906 radeon_add_legacy_encoder(dev,
1907 radeon_get_encoder_enum(dev,
1908 ATOM_DEVICE_CRT2_SUPPORT,
1909 2),
1910 ATOM_DEVICE_CRT2_SUPPORT);
1911 radeon_add_legacy_connector(dev, 0,
1912 ATOM_DEVICE_DFP1_SUPPORT |
1913 ATOM_DEVICE_CRT2_SUPPORT,
1914 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1915 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1916 &hpd);
1917 /* TV - TV DAC */
1918 ddc_i2c.valid = false;
1919 hpd.hpd = RADEON_HPD_NONE;
1920 radeon_add_legacy_encoder(dev,
1921 radeon_get_encoder_enum(dev,
1922 ATOM_DEVICE_TV1_SUPPORT,
1923 2),
1924 ATOM_DEVICE_TV1_SUPPORT);
1925 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_TV1_SUPPORT,
1926 DRM_MODE_CONNECTOR_SVIDEO,
1927 &ddc_i2c,
1928 CONNECTOR_OBJECT_ID_SVIDEO,
1929 &hpd);
1930 break;
1931 case CT_IMAC_G5_ISIGHT:
1932 DRM_INFO("Connector Table: %d (imac g5 isight)\n",
1933 rdev->mode_info.connector_table);
1934 /* DVI-D - int tmds */
1935 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1936 hpd.hpd = RADEON_HPD_1; /* ??? */
1937 radeon_add_legacy_encoder(dev,
1938 radeon_get_encoder_enum(dev,
1939 ATOM_DEVICE_DFP1_SUPPORT,
1940 0),
1941 ATOM_DEVICE_DFP1_SUPPORT);
1942 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_DFP1_SUPPORT,
1943 DRM_MODE_CONNECTOR_DVID, &ddc_i2c,
1944 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D,
1945 &hpd);
1946 /* VGA - tv dac */
1947 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1948 hpd.hpd = RADEON_HPD_NONE;
1949 radeon_add_legacy_encoder(dev,
1950 radeon_get_encoder_enum(dev,
1951 ATOM_DEVICE_CRT2_SUPPORT,
1952 2),
1953 ATOM_DEVICE_CRT2_SUPPORT);
1954 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1955 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1956 CONNECTOR_OBJECT_ID_VGA,
1957 &hpd);
1958 /* TV - TV DAC */
1959 ddc_i2c.valid = false;
1960 hpd.hpd = RADEON_HPD_NONE;
1961 radeon_add_legacy_encoder(dev,
1962 radeon_get_encoder_enum(dev,
1963 ATOM_DEVICE_TV1_SUPPORT,
1964 2),
1965 ATOM_DEVICE_TV1_SUPPORT);
1966 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1967 DRM_MODE_CONNECTOR_SVIDEO,
1968 &ddc_i2c,
1969 CONNECTOR_OBJECT_ID_SVIDEO,
1970 &hpd);
1971 break;
1972 case CT_EMAC:
1973 DRM_INFO("Connector Table: %d (emac)\n",
1974 rdev->mode_info.connector_table);
1975 /* VGA - primary dac */
1976 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1977 hpd.hpd = RADEON_HPD_NONE;
1978 radeon_add_legacy_encoder(dev,
1979 radeon_get_encoder_enum(dev,
1980 ATOM_DEVICE_CRT1_SUPPORT,
1981 1),
1982 ATOM_DEVICE_CRT1_SUPPORT);
1983 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_CRT1_SUPPORT,
1984 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1985 CONNECTOR_OBJECT_ID_VGA,
1986 &hpd);
1987 /* VGA - tv dac */
1988 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1989 hpd.hpd = RADEON_HPD_NONE;
1990 radeon_add_legacy_encoder(dev,
1991 radeon_get_encoder_enum(dev,
1992 ATOM_DEVICE_CRT2_SUPPORT,
1993 2),
1994 ATOM_DEVICE_CRT2_SUPPORT);
1995 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1996 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1997 CONNECTOR_OBJECT_ID_VGA,
1998 &hpd);
1999 /* TV - TV DAC */
2000 ddc_i2c.valid = false;
2001 hpd.hpd = RADEON_HPD_NONE;
2002 radeon_add_legacy_encoder(dev,
2003 radeon_get_encoder_enum(dev,
2004 ATOM_DEVICE_TV1_SUPPORT,
2005 2),
2006 ATOM_DEVICE_TV1_SUPPORT);
2007 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
2008 DRM_MODE_CONNECTOR_SVIDEO,
2009 &ddc_i2c,
2010 CONNECTOR_OBJECT_ID_SVIDEO,
2011 &hpd);
2012 break;
2013 case CT_RN50_POWER:
2014 DRM_INFO("Connector Table: %d (rn50-power)\n",
2015 rdev->mode_info.connector_table);
2016 /* VGA - primary dac */
2017 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2018 hpd.hpd = RADEON_HPD_NONE;
2019 radeon_add_legacy_encoder(dev,
2020 radeon_get_encoder_enum(dev,
2021 ATOM_DEVICE_CRT1_SUPPORT,
2022 1),
2023 ATOM_DEVICE_CRT1_SUPPORT);
2024 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_CRT1_SUPPORT,
2025 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
2026 CONNECTOR_OBJECT_ID_VGA,
2027 &hpd);
2028 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
2029 hpd.hpd = RADEON_HPD_NONE;
2030 radeon_add_legacy_encoder(dev,
2031 radeon_get_encoder_enum(dev,
2032 ATOM_DEVICE_CRT2_SUPPORT,
2033 2),
2034 ATOM_DEVICE_CRT2_SUPPORT);
2035 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
2036 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
2037 CONNECTOR_OBJECT_ID_VGA,
2038 &hpd);
2039 break;
2040 case CT_MAC_X800:
2041 DRM_INFO("Connector Table: %d (mac x800)\n",
2042 rdev->mode_info.connector_table);
2043 /* DVI - primary dac, internal tmds */
2044 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2045 hpd.hpd = RADEON_HPD_1; /* ??? */
2046 radeon_add_legacy_encoder(dev,
2047 radeon_get_encoder_enum(dev,
2048 ATOM_DEVICE_DFP1_SUPPORT,
2049 0),
2050 ATOM_DEVICE_DFP1_SUPPORT);
2051 radeon_add_legacy_encoder(dev,
2052 radeon_get_encoder_enum(dev,
2053 ATOM_DEVICE_CRT1_SUPPORT,
2054 1),
2055 ATOM_DEVICE_CRT1_SUPPORT);
2056 radeon_add_legacy_connector(dev, 0,
2057 ATOM_DEVICE_DFP1_SUPPORT |
2058 ATOM_DEVICE_CRT1_SUPPORT,
2059 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2060 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2061 &hpd);
2062 /* DVI - tv dac, dvo */
2063 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
2064 hpd.hpd = RADEON_HPD_2; /* ??? */
2065 radeon_add_legacy_encoder(dev,
2066 radeon_get_encoder_enum(dev,
2067 ATOM_DEVICE_DFP2_SUPPORT,
2068 0),
2069 ATOM_DEVICE_DFP2_SUPPORT);
2070 radeon_add_legacy_encoder(dev,
2071 radeon_get_encoder_enum(dev,
2072 ATOM_DEVICE_CRT2_SUPPORT,
2073 2),
2074 ATOM_DEVICE_CRT2_SUPPORT);
2075 radeon_add_legacy_connector(dev, 1,
2076 ATOM_DEVICE_DFP2_SUPPORT |
2077 ATOM_DEVICE_CRT2_SUPPORT,
2078 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2079 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I,
2080 &hpd);
2081 break;
2082 case CT_MAC_G5_9600:
2083 DRM_INFO("Connector Table: %d (mac g5 9600)\n",
2084 rdev->mode_info.connector_table);
2085 /* DVI - tv dac, dvo */
2086 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2087 hpd.hpd = RADEON_HPD_1; /* ??? */
2088 radeon_add_legacy_encoder(dev,
2089 radeon_get_encoder_enum(dev,
2090 ATOM_DEVICE_DFP2_SUPPORT,
2091 0),
2092 ATOM_DEVICE_DFP2_SUPPORT);
2093 radeon_add_legacy_encoder(dev,
2094 radeon_get_encoder_enum(dev,
2095 ATOM_DEVICE_CRT2_SUPPORT,
2096 2),
2097 ATOM_DEVICE_CRT2_SUPPORT);
2098 radeon_add_legacy_connector(dev, 0,
2099 ATOM_DEVICE_DFP2_SUPPORT |
2100 ATOM_DEVICE_CRT2_SUPPORT,
2101 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2102 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2103 &hpd);
2104 /* ADC - primary dac, internal tmds */
2105 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2106 hpd.hpd = RADEON_HPD_2; /* ??? */
2107 radeon_add_legacy_encoder(dev,
2108 radeon_get_encoder_enum(dev,
2109 ATOM_DEVICE_DFP1_SUPPORT,
2110 0),
2111 ATOM_DEVICE_DFP1_SUPPORT);
2112 radeon_add_legacy_encoder(dev,
2113 radeon_get_encoder_enum(dev,
2114 ATOM_DEVICE_CRT1_SUPPORT,
2115 1),
2116 ATOM_DEVICE_CRT1_SUPPORT);
2117 radeon_add_legacy_connector(dev, 1,
2118 ATOM_DEVICE_DFP1_SUPPORT |
2119 ATOM_DEVICE_CRT1_SUPPORT,
2120 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2121 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2122 &hpd);
2123 /* TV - TV DAC */
2124 ddc_i2c.valid = false;
2125 hpd.hpd = RADEON_HPD_NONE;
2126 radeon_add_legacy_encoder(dev,
2127 radeon_get_encoder_enum(dev,
2128 ATOM_DEVICE_TV1_SUPPORT,
2129 2),
2130 ATOM_DEVICE_TV1_SUPPORT);
2131 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
2132 DRM_MODE_CONNECTOR_SVIDEO,
2133 &ddc_i2c,
2134 CONNECTOR_OBJECT_ID_SVIDEO,
2135 &hpd);
2136 break;
2137 default:
2138 DRM_INFO("Connector table: %d (invalid)\n",
2139 rdev->mode_info.connector_table);
2140 return false;
2141 }
2142
2143 radeon_link_encoder_connector(dev);
2144
2145 return true;
2146}
2147
2148static bool radeon_apply_legacy_quirks(struct drm_device *dev,
2149 int bios_index,
2150 enum radeon_combios_connector
2151 *legacy_connector,
2152 struct radeon_i2c_bus_rec *ddc_i2c,
2153 struct radeon_hpd *hpd)
2154{
2155
2156 /* Certain IBM chipset RN50s have a BIOS reporting two VGAs,
2157 one with VGA DDC and one with CRT2 DDC. - kill the CRT2 DDC one */
2158 if (dev->pdev->device == 0x515e &&
2159 dev->pdev->subsystem_vendor == 0x1014) {
2160 if (*legacy_connector == CONNECTOR_CRT_LEGACY &&
2161 ddc_i2c->mask_clk_reg == RADEON_GPIO_CRT2_DDC)
2162 return false;
2163 }
2164
2165 /* X300 card with extra non-existent DVI port */
2166 if (dev->pdev->device == 0x5B60 &&
2167 dev->pdev->subsystem_vendor == 0x17af &&
2168 dev->pdev->subsystem_device == 0x201e && bios_index == 2) {
2169 if (*legacy_connector == CONNECTOR_DVI_I_LEGACY)
2170 return false;
2171 }
2172
2173 return true;
2174}
2175
2176static bool radeon_apply_legacy_tv_quirks(struct drm_device *dev)
2177{
2178 /* Acer 5102 has non-existent TV port */
2179 if (dev->pdev->device == 0x5975 &&
2180 dev->pdev->subsystem_vendor == 0x1025 &&
2181 dev->pdev->subsystem_device == 0x009f)
2182 return false;
2183
2184 /* HP dc5750 has non-existent TV port */
2185 if (dev->pdev->device == 0x5974 &&
2186 dev->pdev->subsystem_vendor == 0x103c &&
2187 dev->pdev->subsystem_device == 0x280a)
2188 return false;
2189
2190 /* MSI S270 has non-existent TV port */
2191 if (dev->pdev->device == 0x5955 &&
2192 dev->pdev->subsystem_vendor == 0x1462 &&
2193 dev->pdev->subsystem_device == 0x0131)
2194 return false;
2195
2196 return true;
2197}
2198
2199static uint16_t combios_check_dl_dvi(struct drm_device *dev, int is_dvi_d)
2200{
2201 struct radeon_device *rdev = dev->dev_private;
2202 uint32_t ext_tmds_info;
2203
2204 if (rdev->flags & RADEON_IS_IGP) {
2205 if (is_dvi_d)
2206 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;
2207 else
2208 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2209 }
2210 ext_tmds_info = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
2211 if (ext_tmds_info) {
2212 uint8_t rev = RBIOS8(ext_tmds_info);
2213 uint8_t flags = RBIOS8(ext_tmds_info + 4 + 5);
2214 if (rev >= 3) {
2215 if (is_dvi_d)
2216 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;
2217 else
2218 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;
2219 } else {
2220 if (flags & 1) {
2221 if (is_dvi_d)
2222 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;
2223 else
2224 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;
2225 }
2226 }
2227 }
2228 if (is_dvi_d)
2229 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;
2230 else
2231 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2232}
2233
2234bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev)
2235{
2236 struct radeon_device *rdev = dev->dev_private;
2237 uint32_t conn_info, entry, devices;
2238 uint16_t tmp, connector_object_id;
2239 enum radeon_combios_ddc ddc_type;
2240 enum radeon_combios_connector connector;
2241 int i = 0;
2242 struct radeon_i2c_bus_rec ddc_i2c;
2243 struct radeon_hpd hpd;
2244
2245 conn_info = combios_get_table_offset(dev, COMBIOS_CONNECTOR_INFO_TABLE);
2246 if (conn_info) {
2247 for (i = 0; i < 4; i++) {
2248 entry = conn_info + 2 + i * 2;
2249
2250 if (!RBIOS16(entry))
2251 break;
2252
2253 tmp = RBIOS16(entry);
2254
2255 connector = (tmp >> 12) & 0xf;
2256
2257 ddc_type = (tmp >> 8) & 0xf;
2258 ddc_i2c = combios_setup_i2c_bus(rdev, ddc_type, 0, 0);
2259
2260 switch (connector) {
2261 case CONNECTOR_PROPRIETARY_LEGACY:
2262 case CONNECTOR_DVI_I_LEGACY:
2263 case CONNECTOR_DVI_D_LEGACY:
2264 if ((tmp >> 4) & 0x1)
2265 hpd.hpd = RADEON_HPD_2;
2266 else
2267 hpd.hpd = RADEON_HPD_1;
2268 break;
2269 default:
2270 hpd.hpd = RADEON_HPD_NONE;
2271 break;
2272 }
2273
2274 if (!radeon_apply_legacy_quirks(dev, i, &connector,
2275 &ddc_i2c, &hpd))
2276 continue;
2277
2278 switch (connector) {
2279 case CONNECTOR_PROPRIETARY_LEGACY:
2280 if ((tmp >> 4) & 0x1)
2281 devices = ATOM_DEVICE_DFP2_SUPPORT;
2282 else
2283 devices = ATOM_DEVICE_DFP1_SUPPORT;
2284 radeon_add_legacy_encoder(dev,
2285 radeon_get_encoder_enum
2286 (dev, devices, 0),
2287 devices);
2288 radeon_add_legacy_connector(dev, i, devices,
2289 legacy_connector_convert
2290 [connector],
2291 &ddc_i2c,
2292 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D,
2293 &hpd);
2294 break;
2295 case CONNECTOR_CRT_LEGACY:
2296 if (tmp & 0x1) {
2297 devices = ATOM_DEVICE_CRT2_SUPPORT;
2298 radeon_add_legacy_encoder(dev,
2299 radeon_get_encoder_enum
2300 (dev,
2301 ATOM_DEVICE_CRT2_SUPPORT,
2302 2),
2303 ATOM_DEVICE_CRT2_SUPPORT);
2304 } else {
2305 devices = ATOM_DEVICE_CRT1_SUPPORT;
2306 radeon_add_legacy_encoder(dev,
2307 radeon_get_encoder_enum
2308 (dev,
2309 ATOM_DEVICE_CRT1_SUPPORT,
2310 1),
2311 ATOM_DEVICE_CRT1_SUPPORT);
2312 }
2313 radeon_add_legacy_connector(dev,
2314 i,
2315 devices,
2316 legacy_connector_convert
2317 [connector],
2318 &ddc_i2c,
2319 CONNECTOR_OBJECT_ID_VGA,
2320 &hpd);
2321 break;
2322 case CONNECTOR_DVI_I_LEGACY:
2323 devices = 0;
2324 if (tmp & 0x1) {
2325 devices |= ATOM_DEVICE_CRT2_SUPPORT;
2326 radeon_add_legacy_encoder(dev,
2327 radeon_get_encoder_enum
2328 (dev,
2329 ATOM_DEVICE_CRT2_SUPPORT,
2330 2),
2331 ATOM_DEVICE_CRT2_SUPPORT);
2332 } else {
2333 devices |= ATOM_DEVICE_CRT1_SUPPORT;
2334 radeon_add_legacy_encoder(dev,
2335 radeon_get_encoder_enum
2336 (dev,
2337 ATOM_DEVICE_CRT1_SUPPORT,
2338 1),
2339 ATOM_DEVICE_CRT1_SUPPORT);
2340 }
2341 if ((tmp >> 4) & 0x1) {
2342 devices |= ATOM_DEVICE_DFP2_SUPPORT;
2343 radeon_add_legacy_encoder(dev,
2344 radeon_get_encoder_enum
2345 (dev,
2346 ATOM_DEVICE_DFP2_SUPPORT,
2347 0),
2348 ATOM_DEVICE_DFP2_SUPPORT);
2349 connector_object_id = combios_check_dl_dvi(dev, 0);
2350 } else {
2351 devices |= ATOM_DEVICE_DFP1_SUPPORT;
2352 radeon_add_legacy_encoder(dev,
2353 radeon_get_encoder_enum
2354 (dev,
2355 ATOM_DEVICE_DFP1_SUPPORT,
2356 0),
2357 ATOM_DEVICE_DFP1_SUPPORT);
2358 connector_object_id = CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2359 }
2360 radeon_add_legacy_connector(dev,
2361 i,
2362 devices,
2363 legacy_connector_convert
2364 [connector],
2365 &ddc_i2c,
2366 connector_object_id,
2367 &hpd);
2368 break;
2369 case CONNECTOR_DVI_D_LEGACY:
2370 if ((tmp >> 4) & 0x1) {
2371 devices = ATOM_DEVICE_DFP2_SUPPORT;
2372 connector_object_id = combios_check_dl_dvi(dev, 1);
2373 } else {
2374 devices = ATOM_DEVICE_DFP1_SUPPORT;
2375 connector_object_id = CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2376 }
2377 radeon_add_legacy_encoder(dev,
2378 radeon_get_encoder_enum
2379 (dev, devices, 0),
2380 devices);
2381 radeon_add_legacy_connector(dev, i, devices,
2382 legacy_connector_convert
2383 [connector],
2384 &ddc_i2c,
2385 connector_object_id,
2386 &hpd);
2387 break;
2388 case CONNECTOR_CTV_LEGACY:
2389 case CONNECTOR_STV_LEGACY:
2390 radeon_add_legacy_encoder(dev,
2391 radeon_get_encoder_enum
2392 (dev,
2393 ATOM_DEVICE_TV1_SUPPORT,
2394 2),
2395 ATOM_DEVICE_TV1_SUPPORT);
2396 radeon_add_legacy_connector(dev, i,
2397 ATOM_DEVICE_TV1_SUPPORT,
2398 legacy_connector_convert
2399 [connector],
2400 &ddc_i2c,
2401 CONNECTOR_OBJECT_ID_SVIDEO,
2402 &hpd);
2403 break;
2404 default:
2405 DRM_ERROR("Unknown connector type: %d\n",
2406 connector);
2407 continue;
2408 }
2409
2410 }
2411 } else {
2412 uint16_t tmds_info =
2413 combios_get_table_offset(dev, COMBIOS_DFP_INFO_TABLE);
2414 if (tmds_info) {
2415 DRM_DEBUG_KMS("Found DFP table, assuming DVI connector\n");
2416
2417 radeon_add_legacy_encoder(dev,
2418 radeon_get_encoder_enum(dev,
2419 ATOM_DEVICE_CRT1_SUPPORT,
2420 1),
2421 ATOM_DEVICE_CRT1_SUPPORT);
2422 radeon_add_legacy_encoder(dev,
2423 radeon_get_encoder_enum(dev,
2424 ATOM_DEVICE_DFP1_SUPPORT,
2425 0),
2426 ATOM_DEVICE_DFP1_SUPPORT);
2427
2428 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2429 hpd.hpd = RADEON_HPD_1;
2430 radeon_add_legacy_connector(dev,
2431 0,
2432 ATOM_DEVICE_CRT1_SUPPORT |
2433 ATOM_DEVICE_DFP1_SUPPORT,
2434 DRM_MODE_CONNECTOR_DVII,
2435 &ddc_i2c,
2436 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2437 &hpd);
2438 } else {
2439 uint16_t crt_info =
2440 combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
2441 DRM_DEBUG_KMS("Found CRT table, assuming VGA connector\n");
2442 if (crt_info) {
2443 radeon_add_legacy_encoder(dev,
2444 radeon_get_encoder_enum(dev,
2445 ATOM_DEVICE_CRT1_SUPPORT,
2446 1),
2447 ATOM_DEVICE_CRT1_SUPPORT);
2448 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2449 hpd.hpd = RADEON_HPD_NONE;
2450 radeon_add_legacy_connector(dev,
2451 0,
2452 ATOM_DEVICE_CRT1_SUPPORT,
2453 DRM_MODE_CONNECTOR_VGA,
2454 &ddc_i2c,
2455 CONNECTOR_OBJECT_ID_VGA,
2456 &hpd);
2457 } else {
2458 DRM_DEBUG_KMS("No connector info found\n");
2459 return false;
2460 }
2461 }
2462 }
2463
2464 if (rdev->flags & RADEON_IS_MOBILITY || rdev->flags & RADEON_IS_IGP) {
2465 uint16_t lcd_info =
2466 combios_get_table_offset(dev, COMBIOS_LCD_INFO_TABLE);
2467 if (lcd_info) {
2468 uint16_t lcd_ddc_info =
2469 combios_get_table_offset(dev,
2470 COMBIOS_LCD_DDC_INFO_TABLE);
2471
2472 radeon_add_legacy_encoder(dev,
2473 radeon_get_encoder_enum(dev,
2474 ATOM_DEVICE_LCD1_SUPPORT,
2475 0),
2476 ATOM_DEVICE_LCD1_SUPPORT);
2477
2478 if (lcd_ddc_info) {
2479 ddc_type = RBIOS8(lcd_ddc_info + 2);
2480 switch (ddc_type) {
2481 case DDC_LCD:
2482 ddc_i2c =
2483 combios_setup_i2c_bus(rdev,
2484 DDC_LCD,
2485 RBIOS32(lcd_ddc_info + 3),
2486 RBIOS32(lcd_ddc_info + 7));
2487 radeon_i2c_add(rdev, &ddc_i2c, "LCD");
2488 break;
2489 case DDC_GPIO:
2490 ddc_i2c =
2491 combios_setup_i2c_bus(rdev,
2492 DDC_GPIO,
2493 RBIOS32(lcd_ddc_info + 3),
2494 RBIOS32(lcd_ddc_info + 7));
2495 radeon_i2c_add(rdev, &ddc_i2c, "LCD");
2496 break;
2497 default:
2498 ddc_i2c =
2499 combios_setup_i2c_bus(rdev, ddc_type, 0, 0);
2500 break;
2501 }
2502 DRM_DEBUG_KMS("LCD DDC Info Table found!\n");
2503 } else
2504 ddc_i2c.valid = false;
2505
2506 hpd.hpd = RADEON_HPD_NONE;
2507 radeon_add_legacy_connector(dev,
2508 5,
2509 ATOM_DEVICE_LCD1_SUPPORT,
2510 DRM_MODE_CONNECTOR_LVDS,
2511 &ddc_i2c,
2512 CONNECTOR_OBJECT_ID_LVDS,
2513 &hpd);
2514 }
2515 }
2516
2517 /* check TV table */
2518 if (rdev->family != CHIP_R100 && rdev->family != CHIP_R200) {
2519 uint32_t tv_info =
2520 combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
2521 if (tv_info) {
2522 if (RBIOS8(tv_info + 6) == 'T') {
2523 if (radeon_apply_legacy_tv_quirks(dev)) {
2524 hpd.hpd = RADEON_HPD_NONE;
2525 ddc_i2c.valid = false;
2526 radeon_add_legacy_encoder(dev,
2527 radeon_get_encoder_enum
2528 (dev,
2529 ATOM_DEVICE_TV1_SUPPORT,
2530 2),
2531 ATOM_DEVICE_TV1_SUPPORT);
2532 radeon_add_legacy_connector(dev, 6,
2533 ATOM_DEVICE_TV1_SUPPORT,
2534 DRM_MODE_CONNECTOR_SVIDEO,
2535 &ddc_i2c,
2536 CONNECTOR_OBJECT_ID_SVIDEO,
2537 &hpd);
2538 }
2539 }
2540 }
2541 }
2542
2543 radeon_link_encoder_connector(dev);
2544
2545 return true;
2546}
2547
2548static const char *thermal_controller_names[] = {
2549 "NONE",
2550 "lm63",
2551 "adm1032",
2552};
2553
2554void radeon_combios_get_power_modes(struct radeon_device *rdev)
2555{
2556 struct drm_device *dev = rdev->ddev;
2557 u16 offset, misc, misc2 = 0;
2558 u8 rev, blocks, tmp;
2559 int state_index = 0;
2560 struct radeon_i2c_bus_rec i2c_bus;
2561
2562 rdev->pm.default_power_state_index = -1;
2563
2564 /* allocate 2 power states */
2565 rdev->pm.power_state = kzalloc(sizeof(struct radeon_power_state) * 2, GFP_KERNEL);
2566 if (!rdev->pm.power_state) {
2567 rdev->pm.default_power_state_index = state_index;
2568 rdev->pm.num_power_states = 0;
2569
2570 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
2571 rdev->pm.current_clock_mode_index = 0;
2572 return;
2573 }
2574
2575 /* check for a thermal chip */
2576 offset = combios_get_table_offset(dev, COMBIOS_OVERDRIVE_INFO_TABLE);
2577 if (offset) {
2578 u8 thermal_controller = 0, gpio = 0, i2c_addr = 0, clk_bit = 0, data_bit = 0;
2579
2580 rev = RBIOS8(offset);
2581
2582 if (rev == 0) {
2583 thermal_controller = RBIOS8(offset + 3);
2584 gpio = RBIOS8(offset + 4) & 0x3f;
2585 i2c_addr = RBIOS8(offset + 5);
2586 } else if (rev == 1) {
2587 thermal_controller = RBIOS8(offset + 4);
2588 gpio = RBIOS8(offset + 5) & 0x3f;
2589 i2c_addr = RBIOS8(offset + 6);
2590 } else if (rev == 2) {
2591 thermal_controller = RBIOS8(offset + 4);
2592 gpio = RBIOS8(offset + 5) & 0x3f;
2593 i2c_addr = RBIOS8(offset + 6);
2594 clk_bit = RBIOS8(offset + 0xa);
2595 data_bit = RBIOS8(offset + 0xb);
2596 }
2597 if ((thermal_controller > 0) && (thermal_controller < 3)) {
2598 DRM_INFO("Possible %s thermal controller at 0x%02x\n",
2599 thermal_controller_names[thermal_controller],
2600 i2c_addr >> 1);
2601 if (gpio == DDC_LCD) {
2602 /* MM i2c */
2603 i2c_bus.valid = true;
2604 i2c_bus.hw_capable = true;
2605 i2c_bus.mm_i2c = true;
2606 i2c_bus.i2c_id = 0xa0;
2607 } else if (gpio == DDC_GPIO)
2608 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 1 << clk_bit, 1 << data_bit);
2609 else
2610 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 0, 0);
2611 rdev->pm.i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
2612 if (rdev->pm.i2c_bus) {
2613 struct i2c_board_info info = { };
2614 const char *name = thermal_controller_names[thermal_controller];
2615 info.addr = i2c_addr >> 1;
2616 strlcpy(info.type, name, sizeof(info.type));
2617 i2c_new_device(&rdev->pm.i2c_bus->adapter, &info);
2618 }
2619 }
2620 } else {
2621 /* boards with a thermal chip, but no overdrive table */
2622
2623 /* Asus 9600xt has an f75375 on the monid bus */
2624 if ((dev->pdev->device == 0x4152) &&
2625 (dev->pdev->subsystem_vendor == 0x1043) &&
2626 (dev->pdev->subsystem_device == 0xc002)) {
2627 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
2628 rdev->pm.i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
2629 if (rdev->pm.i2c_bus) {
2630 struct i2c_board_info info = { };
2631 const char *name = "f75375";
2632 info.addr = 0x28;
2633 strlcpy(info.type, name, sizeof(info.type));
2634 i2c_new_device(&rdev->pm.i2c_bus->adapter, &info);
2635 DRM_INFO("Possible %s thermal controller at 0x%02x\n",
2636 name, info.addr);
2637 }
2638 }
2639 }
2640
2641 if (rdev->flags & RADEON_IS_MOBILITY) {
2642 offset = combios_get_table_offset(dev, COMBIOS_POWERPLAY_INFO_TABLE);
2643 if (offset) {
2644 rev = RBIOS8(offset);
2645 blocks = RBIOS8(offset + 0x2);
2646 /* power mode 0 tends to be the only valid one */
2647 rdev->pm.power_state[state_index].num_clock_modes = 1;
2648 rdev->pm.power_state[state_index].clock_info[0].mclk = RBIOS32(offset + 0x5 + 0x2);
2649 rdev->pm.power_state[state_index].clock_info[0].sclk = RBIOS32(offset + 0x5 + 0x6);
2650 if ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||
2651 (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))
2652 goto default_mode;
2653 rdev->pm.power_state[state_index].type =
2654 POWER_STATE_TYPE_BATTERY;
2655 misc = RBIOS16(offset + 0x5 + 0x0);
2656 if (rev > 4)
2657 misc2 = RBIOS16(offset + 0x5 + 0xe);
2658 rdev->pm.power_state[state_index].misc = misc;
2659 rdev->pm.power_state[state_index].misc2 = misc2;
2660 if (misc & 0x4) {
2661 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_GPIO;
2662 if (misc & 0x8)
2663 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
2664 true;
2665 else
2666 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
2667 false;
2668 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.valid = true;
2669 if (rev < 6) {
2670 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.reg =
2671 RBIOS16(offset + 0x5 + 0xb) * 4;
2672 tmp = RBIOS8(offset + 0x5 + 0xd);
2673 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.mask = (1 << tmp);
2674 } else {
2675 u8 entries = RBIOS8(offset + 0x5 + 0xb);
2676 u16 voltage_table_offset = RBIOS16(offset + 0x5 + 0xc);
2677 if (entries && voltage_table_offset) {
2678 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.reg =
2679 RBIOS16(voltage_table_offset) * 4;
2680 tmp = RBIOS8(voltage_table_offset + 0x2);
2681 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.mask = (1 << tmp);
2682 } else
2683 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.valid = false;
2684 }
2685 switch ((misc2 & 0x700) >> 8) {
2686 case 0:
2687 default:
2688 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 0;
2689 break;
2690 case 1:
2691 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 33;
2692 break;
2693 case 2:
2694 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 66;
2695 break;
2696 case 3:
2697 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 99;
2698 break;
2699 case 4:
2700 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 132;
2701 break;
2702 }
2703 } else
2704 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
2705 if (rev > 6)
2706 rdev->pm.power_state[state_index].pcie_lanes =
2707 RBIOS8(offset + 0x5 + 0x10);
2708 rdev->pm.power_state[state_index].flags = RADEON_PM_STATE_SINGLE_DISPLAY_ONLY;
2709 state_index++;
2710 } else {
2711 /* XXX figure out some good default low power mode for mobility cards w/out power tables */
2712 }
2713 } else {
2714 /* XXX figure out some good default low power mode for desktop cards */
2715 }
2716
2717default_mode:
2718 /* add the default mode */
2719 rdev->pm.power_state[state_index].type =
2720 POWER_STATE_TYPE_DEFAULT;
2721 rdev->pm.power_state[state_index].num_clock_modes = 1;
2722 rdev->pm.power_state[state_index].clock_info[0].mclk = rdev->clock.default_mclk;
2723 rdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;
2724 rdev->pm.power_state[state_index].default_clock_mode = &rdev->pm.power_state[state_index].clock_info[0];
2725 if ((state_index > 0) &&
2726 (rdev->pm.power_state[0].clock_info[0].voltage.type == VOLTAGE_GPIO))
2727 rdev->pm.power_state[state_index].clock_info[0].voltage =
2728 rdev->pm.power_state[0].clock_info[0].voltage;
2729 else
2730 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
2731 rdev->pm.power_state[state_index].pcie_lanes = 16;
2732 rdev->pm.power_state[state_index].flags = 0;
2733 rdev->pm.default_power_state_index = state_index;
2734 rdev->pm.num_power_states = state_index + 1;
2735
2736 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
2737 rdev->pm.current_clock_mode_index = 0;
2738}
2739
2740void radeon_external_tmds_setup(struct drm_encoder *encoder)
2741{
2742 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2743 struct radeon_encoder_ext_tmds *tmds = radeon_encoder->enc_priv;
2744
2745 if (!tmds)
2746 return;
2747
2748 switch (tmds->dvo_chip) {
2749 case DVO_SIL164:
2750 /* sil 164 */
2751 radeon_i2c_put_byte(tmds->i2c_bus,
2752 tmds->slave_addr,
2753 0x08, 0x30);
2754 radeon_i2c_put_byte(tmds->i2c_bus,
2755 tmds->slave_addr,
2756 0x09, 0x00);
2757 radeon_i2c_put_byte(tmds->i2c_bus,
2758 tmds->slave_addr,
2759 0x0a, 0x90);
2760 radeon_i2c_put_byte(tmds->i2c_bus,
2761 tmds->slave_addr,
2762 0x0c, 0x89);
2763 radeon_i2c_put_byte(tmds->i2c_bus,
2764 tmds->slave_addr,
2765 0x08, 0x3b);
2766 break;
2767 case DVO_SIL1178:
2768 /* sil 1178 - untested */
2769 /*
2770 * 0x0f, 0x44
2771 * 0x0f, 0x4c
2772 * 0x0e, 0x01
2773 * 0x0a, 0x80
2774 * 0x09, 0x30
2775 * 0x0c, 0xc9
2776 * 0x0d, 0x70
2777 * 0x08, 0x32
2778 * 0x08, 0x33
2779 */
2780 break;
2781 default:
2782 break;
2783 }
2784
2785}
2786
2787bool radeon_combios_external_tmds_setup(struct drm_encoder *encoder)
2788{
2789 struct drm_device *dev = encoder->dev;
2790 struct radeon_device *rdev = dev->dev_private;
2791 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2792 uint16_t offset;
2793 uint8_t blocks, slave_addr, rev;
2794 uint32_t index, id;
2795 uint32_t reg, val, and_mask, or_mask;
2796 struct radeon_encoder_ext_tmds *tmds = radeon_encoder->enc_priv;
2797
2798 if (!tmds)
2799 return false;
2800
2801 if (rdev->flags & RADEON_IS_IGP) {
2802 offset = combios_get_table_offset(dev, COMBIOS_TMDS_POWER_ON_TABLE);
2803 rev = RBIOS8(offset);
2804 if (offset) {
2805 rev = RBIOS8(offset);
2806 if (rev > 1) {
2807 blocks = RBIOS8(offset + 3);
2808 index = offset + 4;
2809 while (blocks > 0) {
2810 id = RBIOS16(index);
2811 index += 2;
2812 switch (id >> 13) {
2813 case 0:
2814 reg = (id & 0x1fff) * 4;
2815 val = RBIOS32(index);
2816 index += 4;
2817 WREG32(reg, val);
2818 break;
2819 case 2:
2820 reg = (id & 0x1fff) * 4;
2821 and_mask = RBIOS32(index);
2822 index += 4;
2823 or_mask = RBIOS32(index);
2824 index += 4;
2825 val = RREG32(reg);
2826 val = (val & and_mask) | or_mask;
2827 WREG32(reg, val);
2828 break;
2829 case 3:
2830 val = RBIOS16(index);
2831 index += 2;
2832 udelay(val);
2833 break;
2834 case 4:
2835 val = RBIOS16(index);
2836 index += 2;
2837 udelay(val * 1000);
2838 break;
2839 case 6:
2840 slave_addr = id & 0xff;
2841 slave_addr >>= 1; /* 7 bit addressing */
2842 index++;
2843 reg = RBIOS8(index);
2844 index++;
2845 val = RBIOS8(index);
2846 index++;
2847 radeon_i2c_put_byte(tmds->i2c_bus,
2848 slave_addr,
2849 reg, val);
2850 break;
2851 default:
2852 DRM_ERROR("Unknown id %d\n", id >> 13);
2853 break;
2854 }
2855 blocks--;
2856 }
2857 return true;
2858 }
2859 }
2860 } else {
2861 offset = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
2862 if (offset) {
2863 index = offset + 10;
2864 id = RBIOS16(index);
2865 while (id != 0xffff) {
2866 index += 2;
2867 switch (id >> 13) {
2868 case 0:
2869 reg = (id & 0x1fff) * 4;
2870 val = RBIOS32(index);
2871 WREG32(reg, val);
2872 break;
2873 case 2:
2874 reg = (id & 0x1fff) * 4;
2875 and_mask = RBIOS32(index);
2876 index += 4;
2877 or_mask = RBIOS32(index);
2878 index += 4;
2879 val = RREG32(reg);
2880 val = (val & and_mask) | or_mask;
2881 WREG32(reg, val);
2882 break;
2883 case 4:
2884 val = RBIOS16(index);
2885 index += 2;
2886 udelay(val);
2887 break;
2888 case 5:
2889 reg = id & 0x1fff;
2890 and_mask = RBIOS32(index);
2891 index += 4;
2892 or_mask = RBIOS32(index);
2893 index += 4;
2894 val = RREG32_PLL(reg);
2895 val = (val & and_mask) | or_mask;
2896 WREG32_PLL(reg, val);
2897 break;
2898 case 6:
2899 reg = id & 0x1fff;
2900 val = RBIOS8(index);
2901 index += 1;
2902 radeon_i2c_put_byte(tmds->i2c_bus,
2903 tmds->slave_addr,
2904 reg, val);
2905 break;
2906 default:
2907 DRM_ERROR("Unknown id %d\n", id >> 13);
2908 break;
2909 }
2910 id = RBIOS16(index);
2911 }
2912 return true;
2913 }
2914 }
2915 return false;
2916}
2917
2918static void combios_parse_mmio_table(struct drm_device *dev, uint16_t offset)
2919{
2920 struct radeon_device *rdev = dev->dev_private;
2921
2922 if (offset) {
2923 while (RBIOS16(offset)) {
2924 uint16_t cmd = ((RBIOS16(offset) & 0xe000) >> 13);
2925 uint32_t addr = (RBIOS16(offset) & 0x1fff);
2926 uint32_t val, and_mask, or_mask;
2927 uint32_t tmp;
2928
2929 offset += 2;
2930 switch (cmd) {
2931 case 0:
2932 val = RBIOS32(offset);
2933 offset += 4;
2934 WREG32(addr, val);
2935 break;
2936 case 1:
2937 val = RBIOS32(offset);
2938 offset += 4;
2939 WREG32(addr, val);
2940 break;
2941 case 2:
2942 and_mask = RBIOS32(offset);
2943 offset += 4;
2944 or_mask = RBIOS32(offset);
2945 offset += 4;
2946 tmp = RREG32(addr);
2947 tmp &= and_mask;
2948 tmp |= or_mask;
2949 WREG32(addr, tmp);
2950 break;
2951 case 3:
2952 and_mask = RBIOS32(offset);
2953 offset += 4;
2954 or_mask = RBIOS32(offset);
2955 offset += 4;
2956 tmp = RREG32(addr);
2957 tmp &= and_mask;
2958 tmp |= or_mask;
2959 WREG32(addr, tmp);
2960 break;
2961 case 4:
2962 val = RBIOS16(offset);
2963 offset += 2;
2964 udelay(val);
2965 break;
2966 case 5:
2967 val = RBIOS16(offset);
2968 offset += 2;
2969 switch (addr) {
2970 case 8:
2971 while (val--) {
2972 if (!
2973 (RREG32_PLL
2974 (RADEON_CLK_PWRMGT_CNTL) &
2975 RADEON_MC_BUSY))
2976 break;
2977 }
2978 break;
2979 case 9:
2980 while (val--) {
2981 if ((RREG32(RADEON_MC_STATUS) &
2982 RADEON_MC_IDLE))
2983 break;
2984 }
2985 break;
2986 default:
2987 break;
2988 }
2989 break;
2990 default:
2991 break;
2992 }
2993 }
2994 }
2995}
2996
2997static void combios_parse_pll_table(struct drm_device *dev, uint16_t offset)
2998{
2999 struct radeon_device *rdev = dev->dev_private;
3000
3001 if (offset) {
3002 while (RBIOS8(offset)) {
3003 uint8_t cmd = ((RBIOS8(offset) & 0xc0) >> 6);
3004 uint8_t addr = (RBIOS8(offset) & 0x3f);
3005 uint32_t val, shift, tmp;
3006 uint32_t and_mask, or_mask;
3007
3008 offset++;
3009 switch (cmd) {
3010 case 0:
3011 val = RBIOS32(offset);
3012 offset += 4;
3013 WREG32_PLL(addr, val);
3014 break;
3015 case 1:
3016 shift = RBIOS8(offset) * 8;
3017 offset++;
3018 and_mask = RBIOS8(offset) << shift;
3019 and_mask |= ~(0xff << shift);
3020 offset++;
3021 or_mask = RBIOS8(offset) << shift;
3022 offset++;
3023 tmp = RREG32_PLL(addr);
3024 tmp &= and_mask;
3025 tmp |= or_mask;
3026 WREG32_PLL(addr, tmp);
3027 break;
3028 case 2:
3029 case 3:
3030 tmp = 1000;
3031 switch (addr) {
3032 case 1:
3033 udelay(150);
3034 break;
3035 case 2:
3036 udelay(1000);
3037 break;
3038 case 3:
3039 while (tmp--) {
3040 if (!
3041 (RREG32_PLL
3042 (RADEON_CLK_PWRMGT_CNTL) &
3043 RADEON_MC_BUSY))
3044 break;
3045 }
3046 break;
3047 case 4:
3048 while (tmp--) {
3049 if (RREG32_PLL
3050 (RADEON_CLK_PWRMGT_CNTL) &
3051 RADEON_DLL_READY)
3052 break;
3053 }
3054 break;
3055 case 5:
3056 tmp =
3057 RREG32_PLL(RADEON_CLK_PWRMGT_CNTL);
3058 if (tmp & RADEON_CG_NO1_DEBUG_0) {
3059#if 0
3060 uint32_t mclk_cntl =
3061 RREG32_PLL
3062 (RADEON_MCLK_CNTL);
3063 mclk_cntl &= 0xffff0000;
3064 /*mclk_cntl |= 0x00001111;*//* ??? */
3065 WREG32_PLL(RADEON_MCLK_CNTL,
3066 mclk_cntl);
3067 udelay(10000);
3068#endif
3069 WREG32_PLL
3070 (RADEON_CLK_PWRMGT_CNTL,
3071 tmp &
3072 ~RADEON_CG_NO1_DEBUG_0);
3073 udelay(10000);
3074 }
3075 break;
3076 default:
3077 break;
3078 }
3079 break;
3080 default:
3081 break;
3082 }
3083 }
3084 }
3085}
3086
3087static void combios_parse_ram_reset_table(struct drm_device *dev,
3088 uint16_t offset)
3089{
3090 struct radeon_device *rdev = dev->dev_private;
3091 uint32_t tmp;
3092
3093 if (offset) {
3094 uint8_t val = RBIOS8(offset);
3095 while (val != 0xff) {
3096 offset++;
3097
3098 if (val == 0x0f) {
3099 uint32_t channel_complete_mask;
3100
3101 if (ASIC_IS_R300(rdev))
3102 channel_complete_mask =
3103 R300_MEM_PWRUP_COMPLETE;
3104 else
3105 channel_complete_mask =
3106 RADEON_MEM_PWRUP_COMPLETE;
3107 tmp = 20000;
3108 while (tmp--) {
3109 if ((RREG32(RADEON_MEM_STR_CNTL) &
3110 channel_complete_mask) ==
3111 channel_complete_mask)
3112 break;
3113 }
3114 } else {
3115 uint32_t or_mask = RBIOS16(offset);
3116 offset += 2;
3117
3118 tmp = RREG32(RADEON_MEM_SDRAM_MODE_REG);
3119 tmp &= RADEON_SDRAM_MODE_MASK;
3120 tmp |= or_mask;
3121 WREG32(RADEON_MEM_SDRAM_MODE_REG, tmp);
3122
3123 or_mask = val << 24;
3124 tmp = RREG32(RADEON_MEM_SDRAM_MODE_REG);
3125 tmp &= RADEON_B3MEM_RESET_MASK;
3126 tmp |= or_mask;
3127 WREG32(RADEON_MEM_SDRAM_MODE_REG, tmp);
3128 }
3129 val = RBIOS8(offset);
3130 }
3131 }
3132}
3133
3134static uint32_t combios_detect_ram(struct drm_device *dev, int ram,
3135 int mem_addr_mapping)
3136{
3137 struct radeon_device *rdev = dev->dev_private;
3138 uint32_t mem_cntl;
3139 uint32_t mem_size;
3140 uint32_t addr = 0;
3141
3142 mem_cntl = RREG32(RADEON_MEM_CNTL);
3143 if (mem_cntl & RV100_HALF_MODE)
3144 ram /= 2;
3145 mem_size = ram;
3146 mem_cntl &= ~(0xff << 8);
3147 mem_cntl |= (mem_addr_mapping & 0xff) << 8;
3148 WREG32(RADEON_MEM_CNTL, mem_cntl);
3149 RREG32(RADEON_MEM_CNTL);
3150
3151 /* sdram reset ? */
3152
3153 /* something like this???? */
3154 while (ram--) {
3155 addr = ram * 1024 * 1024;
3156 /* write to each page */
3157 WREG32(RADEON_MM_INDEX, (addr) | RADEON_MM_APER);
3158 WREG32(RADEON_MM_DATA, 0xdeadbeef);
3159 /* read back and verify */
3160 WREG32(RADEON_MM_INDEX, (addr) | RADEON_MM_APER);
3161 if (RREG32(RADEON_MM_DATA) != 0xdeadbeef)
3162 return 0;
3163 }
3164
3165 return mem_size;
3166}
3167
3168static void combios_write_ram_size(struct drm_device *dev)
3169{
3170 struct radeon_device *rdev = dev->dev_private;
3171 uint8_t rev;
3172 uint16_t offset;
3173 uint32_t mem_size = 0;
3174 uint32_t mem_cntl = 0;
3175
3176 /* should do something smarter here I guess... */
3177 if (rdev->flags & RADEON_IS_IGP)
3178 return;
3179
3180 /* first check detected mem table */
3181 offset = combios_get_table_offset(dev, COMBIOS_DETECTED_MEM_TABLE);
3182 if (offset) {
3183 rev = RBIOS8(offset);
3184 if (rev < 3) {
3185 mem_cntl = RBIOS32(offset + 1);
3186 mem_size = RBIOS16(offset + 5);
3187 if ((rdev->family < CHIP_R200) &&
3188 !ASIC_IS_RN50(rdev))
3189 WREG32(RADEON_MEM_CNTL, mem_cntl);
3190 }
3191 }
3192
3193 if (!mem_size) {
3194 offset =
3195 combios_get_table_offset(dev, COMBIOS_MEM_CONFIG_TABLE);
3196 if (offset) {
3197 rev = RBIOS8(offset - 1);
3198 if (rev < 1) {
3199 if ((rdev->family < CHIP_R200)
3200 && !ASIC_IS_RN50(rdev)) {
3201 int ram = 0;
3202 int mem_addr_mapping = 0;
3203
3204 while (RBIOS8(offset)) {
3205 ram = RBIOS8(offset);
3206 mem_addr_mapping =
3207 RBIOS8(offset + 1);
3208 if (mem_addr_mapping != 0x25)
3209 ram *= 2;
3210 mem_size =
3211 combios_detect_ram(dev, ram,
3212 mem_addr_mapping);
3213 if (mem_size)
3214 break;
3215 offset += 2;
3216 }
3217 } else
3218 mem_size = RBIOS8(offset);
3219 } else {
3220 mem_size = RBIOS8(offset);
3221 mem_size *= 2; /* convert to MB */
3222 }
3223 }
3224 }
3225
3226 mem_size *= (1024 * 1024); /* convert to bytes */
3227 WREG32(RADEON_CONFIG_MEMSIZE, mem_size);
3228}
3229
3230void radeon_combios_dyn_clk_setup(struct drm_device *dev, int enable)
3231{
3232 uint16_t dyn_clk_info =
3233 combios_get_table_offset(dev, COMBIOS_DYN_CLK_1_TABLE);
3234
3235 if (dyn_clk_info)
3236 combios_parse_pll_table(dev, dyn_clk_info);
3237}
3238
3239void radeon_combios_asic_init(struct drm_device *dev)
3240{
3241 struct radeon_device *rdev = dev->dev_private;
3242 uint16_t table;
3243
3244 /* port hardcoded mac stuff from radeonfb */
3245 if (rdev->bios == NULL)
3246 return;
3247
3248 /* ASIC INIT 1 */
3249 table = combios_get_table_offset(dev, COMBIOS_ASIC_INIT_1_TABLE);
3250 if (table)
3251 combios_parse_mmio_table(dev, table);
3252
3253 /* PLL INIT */
3254 table = combios_get_table_offset(dev, COMBIOS_PLL_INIT_TABLE);
3255 if (table)
3256 combios_parse_pll_table(dev, table);
3257
3258 /* ASIC INIT 2 */
3259 table = combios_get_table_offset(dev, COMBIOS_ASIC_INIT_2_TABLE);
3260 if (table)
3261 combios_parse_mmio_table(dev, table);
3262
3263 if (!(rdev->flags & RADEON_IS_IGP)) {
3264 /* ASIC INIT 4 */
3265 table =
3266 combios_get_table_offset(dev, COMBIOS_ASIC_INIT_4_TABLE);
3267 if (table)
3268 combios_parse_mmio_table(dev, table);
3269
3270 /* RAM RESET */
3271 table = combios_get_table_offset(dev, COMBIOS_RAM_RESET_TABLE);
3272 if (table)
3273 combios_parse_ram_reset_table(dev, table);
3274
3275 /* ASIC INIT 3 */
3276 table =
3277 combios_get_table_offset(dev, COMBIOS_ASIC_INIT_3_TABLE);
3278 if (table)
3279 combios_parse_mmio_table(dev, table);
3280
3281 /* write CONFIG_MEMSIZE */
3282 combios_write_ram_size(dev);
3283 }
3284
3285 /* quirk for rs4xx HP nx6125 laptop to make it resume
3286 * - it hangs on resume inside the dynclk 1 table.
3287 */
3288 if (rdev->family == CHIP_RS480 &&
3289 rdev->pdev->subsystem_vendor == 0x103c &&
3290 rdev->pdev->subsystem_device == 0x308b)
3291 return;
3292
3293 /* quirk for rs4xx HP dv5000 laptop to make it resume
3294 * - it hangs on resume inside the dynclk 1 table.
3295 */
3296 if (rdev->family == CHIP_RS480 &&
3297 rdev->pdev->subsystem_vendor == 0x103c &&
3298 rdev->pdev->subsystem_device == 0x30a4)
3299 return;
3300
3301 /* quirk for rs4xx Compaq Presario V5245EU laptop to make it resume
3302 * - it hangs on resume inside the dynclk 1 table.
3303 */
3304 if (rdev->family == CHIP_RS480 &&
3305 rdev->pdev->subsystem_vendor == 0x103c &&
3306 rdev->pdev->subsystem_device == 0x30ae)
3307 return;
3308
3309 /* DYN CLK 1 */
3310 table = combios_get_table_offset(dev, COMBIOS_DYN_CLK_1_TABLE);
3311 if (table)
3312 combios_parse_pll_table(dev, table);
3313
3314}
3315
3316void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev)
3317{
3318 struct radeon_device *rdev = dev->dev_private;
3319 uint32_t bios_0_scratch, bios_6_scratch, bios_7_scratch;
3320
3321 bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);
3322 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3323 bios_7_scratch = RREG32(RADEON_BIOS_7_SCRATCH);
3324
3325 /* let the bios control the backlight */
3326 bios_0_scratch &= ~RADEON_DRIVER_BRIGHTNESS_EN;
3327
3328 /* tell the bios not to handle mode switching */
3329 bios_6_scratch |= (RADEON_DISPLAY_SWITCHING_DIS |
3330 RADEON_ACC_MODE_CHANGE);
3331
3332 /* tell the bios a driver is loaded */
3333 bios_7_scratch |= RADEON_DRV_LOADED;
3334
3335 WREG32(RADEON_BIOS_0_SCRATCH, bios_0_scratch);
3336 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3337 WREG32(RADEON_BIOS_7_SCRATCH, bios_7_scratch);
3338}
3339
3340void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock)
3341{
3342 struct drm_device *dev = encoder->dev;
3343 struct radeon_device *rdev = dev->dev_private;
3344 uint32_t bios_6_scratch;
3345
3346 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3347
3348 if (lock)
3349 bios_6_scratch |= RADEON_DRIVER_CRITICAL;
3350 else
3351 bios_6_scratch &= ~RADEON_DRIVER_CRITICAL;
3352
3353 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3354}
3355
3356void
3357radeon_combios_connected_scratch_regs(struct drm_connector *connector,
3358 struct drm_encoder *encoder,
3359 bool connected)
3360{
3361 struct drm_device *dev = connector->dev;
3362 struct radeon_device *rdev = dev->dev_private;
3363 struct radeon_connector *radeon_connector =
3364 to_radeon_connector(connector);
3365 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3366 uint32_t bios_4_scratch = RREG32(RADEON_BIOS_4_SCRATCH);
3367 uint32_t bios_5_scratch = RREG32(RADEON_BIOS_5_SCRATCH);
3368
3369 if ((radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) &&
3370 (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT)) {
3371 if (connected) {
3372 DRM_DEBUG_KMS("TV1 connected\n");
3373 /* fix me */
3374 bios_4_scratch |= RADEON_TV1_ATTACHED_SVIDEO;
3375 /*save->bios_4_scratch |= RADEON_TV1_ATTACHED_COMP; */
3376 bios_5_scratch |= RADEON_TV1_ON;
3377 bios_5_scratch |= RADEON_ACC_REQ_TV1;
3378 } else {
3379 DRM_DEBUG_KMS("TV1 disconnected\n");
3380 bios_4_scratch &= ~RADEON_TV1_ATTACHED_MASK;
3381 bios_5_scratch &= ~RADEON_TV1_ON;
3382 bios_5_scratch &= ~RADEON_ACC_REQ_TV1;
3383 }
3384 }
3385 if ((radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) &&
3386 (radeon_connector->devices & ATOM_DEVICE_LCD1_SUPPORT)) {
3387 if (connected) {
3388 DRM_DEBUG_KMS("LCD1 connected\n");
3389 bios_4_scratch |= RADEON_LCD1_ATTACHED;
3390 bios_5_scratch |= RADEON_LCD1_ON;
3391 bios_5_scratch |= RADEON_ACC_REQ_LCD1;
3392 } else {
3393 DRM_DEBUG_KMS("LCD1 disconnected\n");
3394 bios_4_scratch &= ~RADEON_LCD1_ATTACHED;
3395 bios_5_scratch &= ~RADEON_LCD1_ON;
3396 bios_5_scratch &= ~RADEON_ACC_REQ_LCD1;
3397 }
3398 }
3399 if ((radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) &&
3400 (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)) {
3401 if (connected) {
3402 DRM_DEBUG_KMS("CRT1 connected\n");
3403 bios_4_scratch |= RADEON_CRT1_ATTACHED_COLOR;
3404 bios_5_scratch |= RADEON_CRT1_ON;
3405 bios_5_scratch |= RADEON_ACC_REQ_CRT1;
3406 } else {
3407 DRM_DEBUG_KMS("CRT1 disconnected\n");
3408 bios_4_scratch &= ~RADEON_CRT1_ATTACHED_MASK;
3409 bios_5_scratch &= ~RADEON_CRT1_ON;
3410 bios_5_scratch &= ~RADEON_ACC_REQ_CRT1;
3411 }
3412 }
3413 if ((radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) &&
3414 (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)) {
3415 if (connected) {
3416 DRM_DEBUG_KMS("CRT2 connected\n");
3417 bios_4_scratch |= RADEON_CRT2_ATTACHED_COLOR;
3418 bios_5_scratch |= RADEON_CRT2_ON;
3419 bios_5_scratch |= RADEON_ACC_REQ_CRT2;
3420 } else {
3421 DRM_DEBUG_KMS("CRT2 disconnected\n");
3422 bios_4_scratch &= ~RADEON_CRT2_ATTACHED_MASK;
3423 bios_5_scratch &= ~RADEON_CRT2_ON;
3424 bios_5_scratch &= ~RADEON_ACC_REQ_CRT2;
3425 }
3426 }
3427 if ((radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) &&
3428 (radeon_connector->devices & ATOM_DEVICE_DFP1_SUPPORT)) {
3429 if (connected) {
3430 DRM_DEBUG_KMS("DFP1 connected\n");
3431 bios_4_scratch |= RADEON_DFP1_ATTACHED;
3432 bios_5_scratch |= RADEON_DFP1_ON;
3433 bios_5_scratch |= RADEON_ACC_REQ_DFP1;
3434 } else {
3435 DRM_DEBUG_KMS("DFP1 disconnected\n");
3436 bios_4_scratch &= ~RADEON_DFP1_ATTACHED;
3437 bios_5_scratch &= ~RADEON_DFP1_ON;
3438 bios_5_scratch &= ~RADEON_ACC_REQ_DFP1;
3439 }
3440 }
3441 if ((radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) &&
3442 (radeon_connector->devices & ATOM_DEVICE_DFP2_SUPPORT)) {
3443 if (connected) {
3444 DRM_DEBUG_KMS("DFP2 connected\n");
3445 bios_4_scratch |= RADEON_DFP2_ATTACHED;
3446 bios_5_scratch |= RADEON_DFP2_ON;
3447 bios_5_scratch |= RADEON_ACC_REQ_DFP2;
3448 } else {
3449 DRM_DEBUG_KMS("DFP2 disconnected\n");
3450 bios_4_scratch &= ~RADEON_DFP2_ATTACHED;
3451 bios_5_scratch &= ~RADEON_DFP2_ON;
3452 bios_5_scratch &= ~RADEON_ACC_REQ_DFP2;
3453 }
3454 }
3455 WREG32(RADEON_BIOS_4_SCRATCH, bios_4_scratch);
3456 WREG32(RADEON_BIOS_5_SCRATCH, bios_5_scratch);
3457}
3458
3459void
3460radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc)
3461{
3462 struct drm_device *dev = encoder->dev;
3463 struct radeon_device *rdev = dev->dev_private;
3464 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3465 uint32_t bios_5_scratch = RREG32(RADEON_BIOS_5_SCRATCH);
3466
3467 if (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {
3468 bios_5_scratch &= ~RADEON_TV1_CRTC_MASK;
3469 bios_5_scratch |= (crtc << RADEON_TV1_CRTC_SHIFT);
3470 }
3471 if (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {
3472 bios_5_scratch &= ~RADEON_CRT1_CRTC_MASK;
3473 bios_5_scratch |= (crtc << RADEON_CRT1_CRTC_SHIFT);
3474 }
3475 if (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {
3476 bios_5_scratch &= ~RADEON_CRT2_CRTC_MASK;
3477 bios_5_scratch |= (crtc << RADEON_CRT2_CRTC_SHIFT);
3478 }
3479 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
3480 bios_5_scratch &= ~RADEON_LCD1_CRTC_MASK;
3481 bios_5_scratch |= (crtc << RADEON_LCD1_CRTC_SHIFT);
3482 }
3483 if (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {
3484 bios_5_scratch &= ~RADEON_DFP1_CRTC_MASK;
3485 bios_5_scratch |= (crtc << RADEON_DFP1_CRTC_SHIFT);
3486 }
3487 if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {
3488 bios_5_scratch &= ~RADEON_DFP2_CRTC_MASK;
3489 bios_5_scratch |= (crtc << RADEON_DFP2_CRTC_SHIFT);
3490 }
3491 WREG32(RADEON_BIOS_5_SCRATCH, bios_5_scratch);
3492}
3493
3494void
3495radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on)
3496{
3497 struct drm_device *dev = encoder->dev;
3498 struct radeon_device *rdev = dev->dev_private;
3499 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3500 uint32_t bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3501
3502 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) {
3503 if (on)
3504 bios_6_scratch |= RADEON_TV_DPMS_ON;
3505 else
3506 bios_6_scratch &= ~RADEON_TV_DPMS_ON;
3507 }
3508 if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3509 if (on)
3510 bios_6_scratch |= RADEON_CRT_DPMS_ON;
3511 else
3512 bios_6_scratch &= ~RADEON_CRT_DPMS_ON;
3513 }
3514 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3515 if (on)
3516 bios_6_scratch |= RADEON_LCD_DPMS_ON;
3517 else
3518 bios_6_scratch &= ~RADEON_LCD_DPMS_ON;
3519 }
3520 if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
3521 if (on)
3522 bios_6_scratch |= RADEON_DFP_DPMS_ON;
3523 else
3524 bios_6_scratch &= ~RADEON_DFP_DPMS_ON;
3525 }
3526 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3527}
1/*
2 * Copyright 2004 ATI Technologies Inc., Markham, Ontario
3 * Copyright 2007-8 Advanced Micro Devices, Inc.
4 * Copyright 2008 Red Hat Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 */
27#include <drm/drmP.h>
28#include <drm/radeon_drm.h>
29#include "radeon.h"
30#include "atom.h"
31
32#ifdef CONFIG_PPC_PMAC
33/* not sure which of these are needed */
34#include <asm/machdep.h>
35#include <asm/pmac_feature.h>
36#include <asm/prom.h>
37#include <asm/pci-bridge.h>
38#endif /* CONFIG_PPC_PMAC */
39
40/* from radeon_legacy_encoder.c */
41extern void
42radeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_enum,
43 uint32_t supported_device);
44
45/* old legacy ATI BIOS routines */
46
47/* COMBIOS table offsets */
48enum radeon_combios_table_offset {
49 /* absolute offset tables */
50 COMBIOS_ASIC_INIT_1_TABLE,
51 COMBIOS_BIOS_SUPPORT_TABLE,
52 COMBIOS_DAC_PROGRAMMING_TABLE,
53 COMBIOS_MAX_COLOR_DEPTH_TABLE,
54 COMBIOS_CRTC_INFO_TABLE,
55 COMBIOS_PLL_INFO_TABLE,
56 COMBIOS_TV_INFO_TABLE,
57 COMBIOS_DFP_INFO_TABLE,
58 COMBIOS_HW_CONFIG_INFO_TABLE,
59 COMBIOS_MULTIMEDIA_INFO_TABLE,
60 COMBIOS_TV_STD_PATCH_TABLE,
61 COMBIOS_LCD_INFO_TABLE,
62 COMBIOS_MOBILE_INFO_TABLE,
63 COMBIOS_PLL_INIT_TABLE,
64 COMBIOS_MEM_CONFIG_TABLE,
65 COMBIOS_SAVE_MASK_TABLE,
66 COMBIOS_HARDCODED_EDID_TABLE,
67 COMBIOS_ASIC_INIT_2_TABLE,
68 COMBIOS_CONNECTOR_INFO_TABLE,
69 COMBIOS_DYN_CLK_1_TABLE,
70 COMBIOS_RESERVED_MEM_TABLE,
71 COMBIOS_EXT_TMDS_INFO_TABLE,
72 COMBIOS_MEM_CLK_INFO_TABLE,
73 COMBIOS_EXT_DAC_INFO_TABLE,
74 COMBIOS_MISC_INFO_TABLE,
75 COMBIOS_CRT_INFO_TABLE,
76 COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE,
77 COMBIOS_COMPONENT_VIDEO_INFO_TABLE,
78 COMBIOS_FAN_SPEED_INFO_TABLE,
79 COMBIOS_OVERDRIVE_INFO_TABLE,
80 COMBIOS_OEM_INFO_TABLE,
81 COMBIOS_DYN_CLK_2_TABLE,
82 COMBIOS_POWER_CONNECTOR_INFO_TABLE,
83 COMBIOS_I2C_INFO_TABLE,
84 /* relative offset tables */
85 COMBIOS_ASIC_INIT_3_TABLE, /* offset from misc info */
86 COMBIOS_ASIC_INIT_4_TABLE, /* offset from misc info */
87 COMBIOS_DETECTED_MEM_TABLE, /* offset from misc info */
88 COMBIOS_ASIC_INIT_5_TABLE, /* offset from misc info */
89 COMBIOS_RAM_RESET_TABLE, /* offset from mem config */
90 COMBIOS_POWERPLAY_INFO_TABLE, /* offset from mobile info */
91 COMBIOS_GPIO_INFO_TABLE, /* offset from mobile info */
92 COMBIOS_LCD_DDC_INFO_TABLE, /* offset from mobile info */
93 COMBIOS_TMDS_POWER_TABLE, /* offset from mobile info */
94 COMBIOS_TMDS_POWER_ON_TABLE, /* offset from tmds power */
95 COMBIOS_TMDS_POWER_OFF_TABLE, /* offset from tmds power */
96};
97
98enum radeon_combios_ddc {
99 DDC_NONE_DETECTED,
100 DDC_MONID,
101 DDC_DVI,
102 DDC_VGA,
103 DDC_CRT2,
104 DDC_LCD,
105 DDC_GPIO,
106};
107
108enum radeon_combios_connector {
109 CONNECTOR_NONE_LEGACY,
110 CONNECTOR_PROPRIETARY_LEGACY,
111 CONNECTOR_CRT_LEGACY,
112 CONNECTOR_DVI_I_LEGACY,
113 CONNECTOR_DVI_D_LEGACY,
114 CONNECTOR_CTV_LEGACY,
115 CONNECTOR_STV_LEGACY,
116 CONNECTOR_UNSUPPORTED_LEGACY
117};
118
119const int legacy_connector_convert[] = {
120 DRM_MODE_CONNECTOR_Unknown,
121 DRM_MODE_CONNECTOR_DVID,
122 DRM_MODE_CONNECTOR_VGA,
123 DRM_MODE_CONNECTOR_DVII,
124 DRM_MODE_CONNECTOR_DVID,
125 DRM_MODE_CONNECTOR_Composite,
126 DRM_MODE_CONNECTOR_SVIDEO,
127 DRM_MODE_CONNECTOR_Unknown,
128};
129
130static uint16_t combios_get_table_offset(struct drm_device *dev,
131 enum radeon_combios_table_offset table)
132{
133 struct radeon_device *rdev = dev->dev_private;
134 int rev, size;
135 uint16_t offset = 0, check_offset;
136
137 if (!rdev->bios)
138 return 0;
139
140 switch (table) {
141 /* absolute offset tables */
142 case COMBIOS_ASIC_INIT_1_TABLE:
143 check_offset = 0xc;
144 break;
145 case COMBIOS_BIOS_SUPPORT_TABLE:
146 check_offset = 0x14;
147 break;
148 case COMBIOS_DAC_PROGRAMMING_TABLE:
149 check_offset = 0x2a;
150 break;
151 case COMBIOS_MAX_COLOR_DEPTH_TABLE:
152 check_offset = 0x2c;
153 break;
154 case COMBIOS_CRTC_INFO_TABLE:
155 check_offset = 0x2e;
156 break;
157 case COMBIOS_PLL_INFO_TABLE:
158 check_offset = 0x30;
159 break;
160 case COMBIOS_TV_INFO_TABLE:
161 check_offset = 0x32;
162 break;
163 case COMBIOS_DFP_INFO_TABLE:
164 check_offset = 0x34;
165 break;
166 case COMBIOS_HW_CONFIG_INFO_TABLE:
167 check_offset = 0x36;
168 break;
169 case COMBIOS_MULTIMEDIA_INFO_TABLE:
170 check_offset = 0x38;
171 break;
172 case COMBIOS_TV_STD_PATCH_TABLE:
173 check_offset = 0x3e;
174 break;
175 case COMBIOS_LCD_INFO_TABLE:
176 check_offset = 0x40;
177 break;
178 case COMBIOS_MOBILE_INFO_TABLE:
179 check_offset = 0x42;
180 break;
181 case COMBIOS_PLL_INIT_TABLE:
182 check_offset = 0x46;
183 break;
184 case COMBIOS_MEM_CONFIG_TABLE:
185 check_offset = 0x48;
186 break;
187 case COMBIOS_SAVE_MASK_TABLE:
188 check_offset = 0x4a;
189 break;
190 case COMBIOS_HARDCODED_EDID_TABLE:
191 check_offset = 0x4c;
192 break;
193 case COMBIOS_ASIC_INIT_2_TABLE:
194 check_offset = 0x4e;
195 break;
196 case COMBIOS_CONNECTOR_INFO_TABLE:
197 check_offset = 0x50;
198 break;
199 case COMBIOS_DYN_CLK_1_TABLE:
200 check_offset = 0x52;
201 break;
202 case COMBIOS_RESERVED_MEM_TABLE:
203 check_offset = 0x54;
204 break;
205 case COMBIOS_EXT_TMDS_INFO_TABLE:
206 check_offset = 0x58;
207 break;
208 case COMBIOS_MEM_CLK_INFO_TABLE:
209 check_offset = 0x5a;
210 break;
211 case COMBIOS_EXT_DAC_INFO_TABLE:
212 check_offset = 0x5c;
213 break;
214 case COMBIOS_MISC_INFO_TABLE:
215 check_offset = 0x5e;
216 break;
217 case COMBIOS_CRT_INFO_TABLE:
218 check_offset = 0x60;
219 break;
220 case COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE:
221 check_offset = 0x62;
222 break;
223 case COMBIOS_COMPONENT_VIDEO_INFO_TABLE:
224 check_offset = 0x64;
225 break;
226 case COMBIOS_FAN_SPEED_INFO_TABLE:
227 check_offset = 0x66;
228 break;
229 case COMBIOS_OVERDRIVE_INFO_TABLE:
230 check_offset = 0x68;
231 break;
232 case COMBIOS_OEM_INFO_TABLE:
233 check_offset = 0x6a;
234 break;
235 case COMBIOS_DYN_CLK_2_TABLE:
236 check_offset = 0x6c;
237 break;
238 case COMBIOS_POWER_CONNECTOR_INFO_TABLE:
239 check_offset = 0x6e;
240 break;
241 case COMBIOS_I2C_INFO_TABLE:
242 check_offset = 0x70;
243 break;
244 /* relative offset tables */
245 case COMBIOS_ASIC_INIT_3_TABLE: /* offset from misc info */
246 check_offset =
247 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
248 if (check_offset) {
249 rev = RBIOS8(check_offset);
250 if (rev > 0) {
251 check_offset = RBIOS16(check_offset + 0x3);
252 if (check_offset)
253 offset = check_offset;
254 }
255 }
256 break;
257 case COMBIOS_ASIC_INIT_4_TABLE: /* offset from misc info */
258 check_offset =
259 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
260 if (check_offset) {
261 rev = RBIOS8(check_offset);
262 if (rev > 0) {
263 check_offset = RBIOS16(check_offset + 0x5);
264 if (check_offset)
265 offset = check_offset;
266 }
267 }
268 break;
269 case COMBIOS_DETECTED_MEM_TABLE: /* offset from misc info */
270 check_offset =
271 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
272 if (check_offset) {
273 rev = RBIOS8(check_offset);
274 if (rev > 0) {
275 check_offset = RBIOS16(check_offset + 0x7);
276 if (check_offset)
277 offset = check_offset;
278 }
279 }
280 break;
281 case COMBIOS_ASIC_INIT_5_TABLE: /* offset from misc info */
282 check_offset =
283 combios_get_table_offset(dev, COMBIOS_MISC_INFO_TABLE);
284 if (check_offset) {
285 rev = RBIOS8(check_offset);
286 if (rev == 2) {
287 check_offset = RBIOS16(check_offset + 0x9);
288 if (check_offset)
289 offset = check_offset;
290 }
291 }
292 break;
293 case COMBIOS_RAM_RESET_TABLE: /* offset from mem config */
294 check_offset =
295 combios_get_table_offset(dev, COMBIOS_MEM_CONFIG_TABLE);
296 if (check_offset) {
297 while (RBIOS8(check_offset++));
298 check_offset += 2;
299 if (check_offset)
300 offset = check_offset;
301 }
302 break;
303 case COMBIOS_POWERPLAY_INFO_TABLE: /* offset from mobile info */
304 check_offset =
305 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
306 if (check_offset) {
307 check_offset = RBIOS16(check_offset + 0x11);
308 if (check_offset)
309 offset = check_offset;
310 }
311 break;
312 case COMBIOS_GPIO_INFO_TABLE: /* offset from mobile info */
313 check_offset =
314 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
315 if (check_offset) {
316 check_offset = RBIOS16(check_offset + 0x13);
317 if (check_offset)
318 offset = check_offset;
319 }
320 break;
321 case COMBIOS_LCD_DDC_INFO_TABLE: /* offset from mobile info */
322 check_offset =
323 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
324 if (check_offset) {
325 check_offset = RBIOS16(check_offset + 0x15);
326 if (check_offset)
327 offset = check_offset;
328 }
329 break;
330 case COMBIOS_TMDS_POWER_TABLE: /* offset from mobile info */
331 check_offset =
332 combios_get_table_offset(dev, COMBIOS_MOBILE_INFO_TABLE);
333 if (check_offset) {
334 check_offset = RBIOS16(check_offset + 0x17);
335 if (check_offset)
336 offset = check_offset;
337 }
338 break;
339 case COMBIOS_TMDS_POWER_ON_TABLE: /* offset from tmds power */
340 check_offset =
341 combios_get_table_offset(dev, COMBIOS_TMDS_POWER_TABLE);
342 if (check_offset) {
343 check_offset = RBIOS16(check_offset + 0x2);
344 if (check_offset)
345 offset = check_offset;
346 }
347 break;
348 case COMBIOS_TMDS_POWER_OFF_TABLE: /* offset from tmds power */
349 check_offset =
350 combios_get_table_offset(dev, COMBIOS_TMDS_POWER_TABLE);
351 if (check_offset) {
352 check_offset = RBIOS16(check_offset + 0x4);
353 if (check_offset)
354 offset = check_offset;
355 }
356 break;
357 default:
358 check_offset = 0;
359 break;
360 }
361
362 size = RBIOS8(rdev->bios_header_start + 0x6);
363 /* check absolute offset tables */
364 if (table < COMBIOS_ASIC_INIT_3_TABLE && check_offset && check_offset < size)
365 offset = RBIOS16(rdev->bios_header_start + check_offset);
366
367 return offset;
368}
369
370bool radeon_combios_check_hardcoded_edid(struct radeon_device *rdev)
371{
372 int edid_info, size;
373 struct edid *edid;
374 unsigned char *raw;
375 edid_info = combios_get_table_offset(rdev->ddev, COMBIOS_HARDCODED_EDID_TABLE);
376 if (!edid_info)
377 return false;
378
379 raw = rdev->bios + edid_info;
380 size = EDID_LENGTH * (raw[0x7e] + 1);
381 edid = kmalloc(size, GFP_KERNEL);
382 if (edid == NULL)
383 return false;
384
385 memcpy((unsigned char *)edid, raw, size);
386
387 if (!drm_edid_is_valid(edid)) {
388 kfree(edid);
389 return false;
390 }
391
392 rdev->mode_info.bios_hardcoded_edid = edid;
393 rdev->mode_info.bios_hardcoded_edid_size = size;
394 return true;
395}
396
397/* this is used for atom LCDs as well */
398struct edid *
399radeon_bios_get_hardcoded_edid(struct radeon_device *rdev)
400{
401 struct edid *edid;
402
403 if (rdev->mode_info.bios_hardcoded_edid) {
404 edid = kmalloc(rdev->mode_info.bios_hardcoded_edid_size, GFP_KERNEL);
405 if (edid) {
406 memcpy((unsigned char *)edid,
407 (unsigned char *)rdev->mode_info.bios_hardcoded_edid,
408 rdev->mode_info.bios_hardcoded_edid_size);
409 return edid;
410 }
411 }
412 return NULL;
413}
414
415static struct radeon_i2c_bus_rec combios_setup_i2c_bus(struct radeon_device *rdev,
416 enum radeon_combios_ddc ddc,
417 u32 clk_mask,
418 u32 data_mask)
419{
420 struct radeon_i2c_bus_rec i2c;
421 int ddc_line = 0;
422
423 /* ddc id = mask reg
424 * DDC_NONE_DETECTED = none
425 * DDC_DVI = RADEON_GPIO_DVI_DDC
426 * DDC_VGA = RADEON_GPIO_VGA_DDC
427 * DDC_LCD = RADEON_GPIOPAD_MASK
428 * DDC_GPIO = RADEON_MDGPIO_MASK
429 * r1xx
430 * DDC_MONID = RADEON_GPIO_MONID
431 * DDC_CRT2 = RADEON_GPIO_CRT2_DDC
432 * r200
433 * DDC_MONID = RADEON_GPIO_MONID
434 * DDC_CRT2 = RADEON_GPIO_DVI_DDC
435 * r300/r350
436 * DDC_MONID = RADEON_GPIO_DVI_DDC
437 * DDC_CRT2 = RADEON_GPIO_DVI_DDC
438 * rv2xx/rv3xx
439 * DDC_MONID = RADEON_GPIO_MONID
440 * DDC_CRT2 = RADEON_GPIO_MONID
441 * rs3xx/rs4xx
442 * DDC_MONID = RADEON_GPIOPAD_MASK
443 * DDC_CRT2 = RADEON_GPIO_MONID
444 */
445 switch (ddc) {
446 case DDC_NONE_DETECTED:
447 default:
448 ddc_line = 0;
449 break;
450 case DDC_DVI:
451 ddc_line = RADEON_GPIO_DVI_DDC;
452 break;
453 case DDC_VGA:
454 ddc_line = RADEON_GPIO_VGA_DDC;
455 break;
456 case DDC_LCD:
457 ddc_line = RADEON_GPIOPAD_MASK;
458 break;
459 case DDC_GPIO:
460 ddc_line = RADEON_MDGPIO_MASK;
461 break;
462 case DDC_MONID:
463 if (rdev->family == CHIP_RS300 ||
464 rdev->family == CHIP_RS400 ||
465 rdev->family == CHIP_RS480)
466 ddc_line = RADEON_GPIOPAD_MASK;
467 else if (rdev->family == CHIP_R300 ||
468 rdev->family == CHIP_R350) {
469 ddc_line = RADEON_GPIO_DVI_DDC;
470 ddc = DDC_DVI;
471 } else
472 ddc_line = RADEON_GPIO_MONID;
473 break;
474 case DDC_CRT2:
475 if (rdev->family == CHIP_R200 ||
476 rdev->family == CHIP_R300 ||
477 rdev->family == CHIP_R350) {
478 ddc_line = RADEON_GPIO_DVI_DDC;
479 ddc = DDC_DVI;
480 } else if (rdev->family == CHIP_RS300 ||
481 rdev->family == CHIP_RS400 ||
482 rdev->family == CHIP_RS480)
483 ddc_line = RADEON_GPIO_MONID;
484 else if (rdev->family >= CHIP_RV350) {
485 ddc_line = RADEON_GPIO_MONID;
486 ddc = DDC_MONID;
487 } else
488 ddc_line = RADEON_GPIO_CRT2_DDC;
489 break;
490 }
491
492 if (ddc_line == RADEON_GPIOPAD_MASK) {
493 i2c.mask_clk_reg = RADEON_GPIOPAD_MASK;
494 i2c.mask_data_reg = RADEON_GPIOPAD_MASK;
495 i2c.a_clk_reg = RADEON_GPIOPAD_A;
496 i2c.a_data_reg = RADEON_GPIOPAD_A;
497 i2c.en_clk_reg = RADEON_GPIOPAD_EN;
498 i2c.en_data_reg = RADEON_GPIOPAD_EN;
499 i2c.y_clk_reg = RADEON_GPIOPAD_Y;
500 i2c.y_data_reg = RADEON_GPIOPAD_Y;
501 } else if (ddc_line == RADEON_MDGPIO_MASK) {
502 i2c.mask_clk_reg = RADEON_MDGPIO_MASK;
503 i2c.mask_data_reg = RADEON_MDGPIO_MASK;
504 i2c.a_clk_reg = RADEON_MDGPIO_A;
505 i2c.a_data_reg = RADEON_MDGPIO_A;
506 i2c.en_clk_reg = RADEON_MDGPIO_EN;
507 i2c.en_data_reg = RADEON_MDGPIO_EN;
508 i2c.y_clk_reg = RADEON_MDGPIO_Y;
509 i2c.y_data_reg = RADEON_MDGPIO_Y;
510 } else {
511 i2c.mask_clk_reg = ddc_line;
512 i2c.mask_data_reg = ddc_line;
513 i2c.a_clk_reg = ddc_line;
514 i2c.a_data_reg = ddc_line;
515 i2c.en_clk_reg = ddc_line;
516 i2c.en_data_reg = ddc_line;
517 i2c.y_clk_reg = ddc_line;
518 i2c.y_data_reg = ddc_line;
519 }
520
521 if (clk_mask && data_mask) {
522 /* system specific masks */
523 i2c.mask_clk_mask = clk_mask;
524 i2c.mask_data_mask = data_mask;
525 i2c.a_clk_mask = clk_mask;
526 i2c.a_data_mask = data_mask;
527 i2c.en_clk_mask = clk_mask;
528 i2c.en_data_mask = data_mask;
529 i2c.y_clk_mask = clk_mask;
530 i2c.y_data_mask = data_mask;
531 } else if ((ddc_line == RADEON_GPIOPAD_MASK) ||
532 (ddc_line == RADEON_MDGPIO_MASK)) {
533 /* default gpiopad masks */
534 i2c.mask_clk_mask = (0x20 << 8);
535 i2c.mask_data_mask = 0x80;
536 i2c.a_clk_mask = (0x20 << 8);
537 i2c.a_data_mask = 0x80;
538 i2c.en_clk_mask = (0x20 << 8);
539 i2c.en_data_mask = 0x80;
540 i2c.y_clk_mask = (0x20 << 8);
541 i2c.y_data_mask = 0x80;
542 } else {
543 /* default masks for ddc pads */
544 i2c.mask_clk_mask = RADEON_GPIO_MASK_1;
545 i2c.mask_data_mask = RADEON_GPIO_MASK_0;
546 i2c.a_clk_mask = RADEON_GPIO_A_1;
547 i2c.a_data_mask = RADEON_GPIO_A_0;
548 i2c.en_clk_mask = RADEON_GPIO_EN_1;
549 i2c.en_data_mask = RADEON_GPIO_EN_0;
550 i2c.y_clk_mask = RADEON_GPIO_Y_1;
551 i2c.y_data_mask = RADEON_GPIO_Y_0;
552 }
553
554 switch (rdev->family) {
555 case CHIP_R100:
556 case CHIP_RV100:
557 case CHIP_RS100:
558 case CHIP_RV200:
559 case CHIP_RS200:
560 case CHIP_RS300:
561 switch (ddc_line) {
562 case RADEON_GPIO_DVI_DDC:
563 i2c.hw_capable = true;
564 break;
565 default:
566 i2c.hw_capable = false;
567 break;
568 }
569 break;
570 case CHIP_R200:
571 switch (ddc_line) {
572 case RADEON_GPIO_DVI_DDC:
573 case RADEON_GPIO_MONID:
574 i2c.hw_capable = true;
575 break;
576 default:
577 i2c.hw_capable = false;
578 break;
579 }
580 break;
581 case CHIP_RV250:
582 case CHIP_RV280:
583 switch (ddc_line) {
584 case RADEON_GPIO_VGA_DDC:
585 case RADEON_GPIO_DVI_DDC:
586 case RADEON_GPIO_CRT2_DDC:
587 i2c.hw_capable = true;
588 break;
589 default:
590 i2c.hw_capable = false;
591 break;
592 }
593 break;
594 case CHIP_R300:
595 case CHIP_R350:
596 switch (ddc_line) {
597 case RADEON_GPIO_VGA_DDC:
598 case RADEON_GPIO_DVI_DDC:
599 i2c.hw_capable = true;
600 break;
601 default:
602 i2c.hw_capable = false;
603 break;
604 }
605 break;
606 case CHIP_RV350:
607 case CHIP_RV380:
608 case CHIP_RS400:
609 case CHIP_RS480:
610 switch (ddc_line) {
611 case RADEON_GPIO_VGA_DDC:
612 case RADEON_GPIO_DVI_DDC:
613 i2c.hw_capable = true;
614 break;
615 case RADEON_GPIO_MONID:
616 /* hw i2c on RADEON_GPIO_MONID doesn't seem to work
617 * reliably on some pre-r4xx hardware; not sure why.
618 */
619 i2c.hw_capable = false;
620 break;
621 default:
622 i2c.hw_capable = false;
623 break;
624 }
625 break;
626 default:
627 i2c.hw_capable = false;
628 break;
629 }
630 i2c.mm_i2c = false;
631
632 i2c.i2c_id = ddc;
633 i2c.hpd = RADEON_HPD_NONE;
634
635 if (ddc_line)
636 i2c.valid = true;
637 else
638 i2c.valid = false;
639
640 return i2c;
641}
642
643static struct radeon_i2c_bus_rec radeon_combios_get_i2c_info_from_table(struct radeon_device *rdev)
644{
645 struct drm_device *dev = rdev->ddev;
646 struct radeon_i2c_bus_rec i2c;
647 u16 offset;
648 u8 id, blocks, clk, data;
649 int i;
650
651 i2c.valid = false;
652
653 offset = combios_get_table_offset(dev, COMBIOS_I2C_INFO_TABLE);
654 if (offset) {
655 blocks = RBIOS8(offset + 2);
656 for (i = 0; i < blocks; i++) {
657 id = RBIOS8(offset + 3 + (i * 5) + 0);
658 if (id == 136) {
659 clk = RBIOS8(offset + 3 + (i * 5) + 3);
660 data = RBIOS8(offset + 3 + (i * 5) + 4);
661 /* gpiopad */
662 i2c = combios_setup_i2c_bus(rdev, DDC_MONID,
663 (1 << clk), (1 << data));
664 break;
665 }
666 }
667 }
668 return i2c;
669}
670
671void radeon_combios_i2c_init(struct radeon_device *rdev)
672{
673 struct drm_device *dev = rdev->ddev;
674 struct radeon_i2c_bus_rec i2c;
675
676 /* actual hw pads
677 * r1xx/rs2xx/rs3xx
678 * 0x60, 0x64, 0x68, 0x6c, gpiopads, mm
679 * r200
680 * 0x60, 0x64, 0x68, mm
681 * r300/r350
682 * 0x60, 0x64, mm
683 * rv2xx/rv3xx/rs4xx
684 * 0x60, 0x64, 0x68, gpiopads, mm
685 */
686
687 /* 0x60 */
688 i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
689 rdev->i2c_bus[0] = radeon_i2c_create(dev, &i2c, "DVI_DDC");
690 /* 0x64 */
691 i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
692 rdev->i2c_bus[1] = radeon_i2c_create(dev, &i2c, "VGA_DDC");
693
694 /* mm i2c */
695 i2c.valid = true;
696 i2c.hw_capable = true;
697 i2c.mm_i2c = true;
698 i2c.i2c_id = 0xa0;
699 rdev->i2c_bus[2] = radeon_i2c_create(dev, &i2c, "MM_I2C");
700
701 if (rdev->family == CHIP_R300 ||
702 rdev->family == CHIP_R350) {
703 /* only 2 sw i2c pads */
704 } else if (rdev->family == CHIP_RS300 ||
705 rdev->family == CHIP_RS400 ||
706 rdev->family == CHIP_RS480) {
707 /* 0x68 */
708 i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
709 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
710
711 /* gpiopad */
712 i2c = radeon_combios_get_i2c_info_from_table(rdev);
713 if (i2c.valid)
714 rdev->i2c_bus[4] = radeon_i2c_create(dev, &i2c, "GPIOPAD_MASK");
715 } else if ((rdev->family == CHIP_R200) ||
716 (rdev->family >= CHIP_R300)) {
717 /* 0x68 */
718 i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
719 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
720 } else {
721 /* 0x68 */
722 i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
723 rdev->i2c_bus[3] = radeon_i2c_create(dev, &i2c, "MONID");
724 /* 0x6c */
725 i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
726 rdev->i2c_bus[4] = radeon_i2c_create(dev, &i2c, "CRT2_DDC");
727 }
728}
729
730bool radeon_combios_get_clock_info(struct drm_device *dev)
731{
732 struct radeon_device *rdev = dev->dev_private;
733 uint16_t pll_info;
734 struct radeon_pll *p1pll = &rdev->clock.p1pll;
735 struct radeon_pll *p2pll = &rdev->clock.p2pll;
736 struct radeon_pll *spll = &rdev->clock.spll;
737 struct radeon_pll *mpll = &rdev->clock.mpll;
738 int8_t rev;
739 uint16_t sclk, mclk;
740
741 pll_info = combios_get_table_offset(dev, COMBIOS_PLL_INFO_TABLE);
742 if (pll_info) {
743 rev = RBIOS8(pll_info);
744
745 /* pixel clocks */
746 p1pll->reference_freq = RBIOS16(pll_info + 0xe);
747 p1pll->reference_div = RBIOS16(pll_info + 0x10);
748 p1pll->pll_out_min = RBIOS32(pll_info + 0x12);
749 p1pll->pll_out_max = RBIOS32(pll_info + 0x16);
750 p1pll->lcd_pll_out_min = p1pll->pll_out_min;
751 p1pll->lcd_pll_out_max = p1pll->pll_out_max;
752
753 if (rev > 9) {
754 p1pll->pll_in_min = RBIOS32(pll_info + 0x36);
755 p1pll->pll_in_max = RBIOS32(pll_info + 0x3a);
756 } else {
757 p1pll->pll_in_min = 40;
758 p1pll->pll_in_max = 500;
759 }
760 *p2pll = *p1pll;
761
762 /* system clock */
763 spll->reference_freq = RBIOS16(pll_info + 0x1a);
764 spll->reference_div = RBIOS16(pll_info + 0x1c);
765 spll->pll_out_min = RBIOS32(pll_info + 0x1e);
766 spll->pll_out_max = RBIOS32(pll_info + 0x22);
767
768 if (rev > 10) {
769 spll->pll_in_min = RBIOS32(pll_info + 0x48);
770 spll->pll_in_max = RBIOS32(pll_info + 0x4c);
771 } else {
772 /* ??? */
773 spll->pll_in_min = 40;
774 spll->pll_in_max = 500;
775 }
776
777 /* memory clock */
778 mpll->reference_freq = RBIOS16(pll_info + 0x26);
779 mpll->reference_div = RBIOS16(pll_info + 0x28);
780 mpll->pll_out_min = RBIOS32(pll_info + 0x2a);
781 mpll->pll_out_max = RBIOS32(pll_info + 0x2e);
782
783 if (rev > 10) {
784 mpll->pll_in_min = RBIOS32(pll_info + 0x5a);
785 mpll->pll_in_max = RBIOS32(pll_info + 0x5e);
786 } else {
787 /* ??? */
788 mpll->pll_in_min = 40;
789 mpll->pll_in_max = 500;
790 }
791
792 /* default sclk/mclk */
793 sclk = RBIOS16(pll_info + 0xa);
794 mclk = RBIOS16(pll_info + 0x8);
795 if (sclk == 0)
796 sclk = 200 * 100;
797 if (mclk == 0)
798 mclk = 200 * 100;
799
800 rdev->clock.default_sclk = sclk;
801 rdev->clock.default_mclk = mclk;
802
803 if (RBIOS32(pll_info + 0x16))
804 rdev->clock.max_pixel_clock = RBIOS32(pll_info + 0x16);
805 else
806 rdev->clock.max_pixel_clock = 35000; /* might need something asic specific */
807
808 return true;
809 }
810 return false;
811}
812
813bool radeon_combios_sideport_present(struct radeon_device *rdev)
814{
815 struct drm_device *dev = rdev->ddev;
816 u16 igp_info;
817
818 /* sideport is AMD only */
819 if (rdev->family == CHIP_RS400)
820 return false;
821
822 igp_info = combios_get_table_offset(dev, COMBIOS_INTEGRATED_SYSTEM_INFO_TABLE);
823
824 if (igp_info) {
825 if (RBIOS16(igp_info + 0x4))
826 return true;
827 }
828 return false;
829}
830
831static const uint32_t default_primarydac_adj[CHIP_LAST] = {
832 0x00000808, /* r100 */
833 0x00000808, /* rv100 */
834 0x00000808, /* rs100 */
835 0x00000808, /* rv200 */
836 0x00000808, /* rs200 */
837 0x00000808, /* r200 */
838 0x00000808, /* rv250 */
839 0x00000000, /* rs300 */
840 0x00000808, /* rv280 */
841 0x00000808, /* r300 */
842 0x00000808, /* r350 */
843 0x00000808, /* rv350 */
844 0x00000808, /* rv380 */
845 0x00000808, /* r420 */
846 0x00000808, /* r423 */
847 0x00000808, /* rv410 */
848 0x00000000, /* rs400 */
849 0x00000000, /* rs480 */
850};
851
852static void radeon_legacy_get_primary_dac_info_from_table(struct radeon_device *rdev,
853 struct radeon_encoder_primary_dac *p_dac)
854{
855 p_dac->ps2_pdac_adj = default_primarydac_adj[rdev->family];
856 return;
857}
858
859struct radeon_encoder_primary_dac *radeon_combios_get_primary_dac_info(struct
860 radeon_encoder
861 *encoder)
862{
863 struct drm_device *dev = encoder->base.dev;
864 struct radeon_device *rdev = dev->dev_private;
865 uint16_t dac_info;
866 uint8_t rev, bg, dac;
867 struct radeon_encoder_primary_dac *p_dac = NULL;
868 int found = 0;
869
870 p_dac = kzalloc(sizeof(struct radeon_encoder_primary_dac),
871 GFP_KERNEL);
872
873 if (!p_dac)
874 return NULL;
875
876 /* check CRT table */
877 dac_info = combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
878 if (dac_info) {
879 rev = RBIOS8(dac_info) & 0x3;
880 if (rev < 2) {
881 bg = RBIOS8(dac_info + 0x2) & 0xf;
882 dac = (RBIOS8(dac_info + 0x2) >> 4) & 0xf;
883 p_dac->ps2_pdac_adj = (bg << 8) | (dac);
884 } else {
885 bg = RBIOS8(dac_info + 0x2) & 0xf;
886 dac = RBIOS8(dac_info + 0x3) & 0xf;
887 p_dac->ps2_pdac_adj = (bg << 8) | (dac);
888 }
889 /* if the values are zeros, use the table */
890 if ((dac == 0) || (bg == 0))
891 found = 0;
892 else
893 found = 1;
894 }
895
896 /* quirks */
897 /* Radeon 7000 (RV100) */
898 if (((dev->pdev->device == 0x5159) &&
899 (dev->pdev->subsystem_vendor == 0x174B) &&
900 (dev->pdev->subsystem_device == 0x7c28)) ||
901 /* Radeon 9100 (R200) */
902 ((dev->pdev->device == 0x514D) &&
903 (dev->pdev->subsystem_vendor == 0x174B) &&
904 (dev->pdev->subsystem_device == 0x7149))) {
905 /* vbios value is bad, use the default */
906 found = 0;
907 }
908
909 if (!found) /* fallback to defaults */
910 radeon_legacy_get_primary_dac_info_from_table(rdev, p_dac);
911
912 return p_dac;
913}
914
915enum radeon_tv_std
916radeon_combios_get_tv_info(struct radeon_device *rdev)
917{
918 struct drm_device *dev = rdev->ddev;
919 uint16_t tv_info;
920 enum radeon_tv_std tv_std = TV_STD_NTSC;
921
922 tv_info = combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
923 if (tv_info) {
924 if (RBIOS8(tv_info + 6) == 'T') {
925 switch (RBIOS8(tv_info + 7) & 0xf) {
926 case 1:
927 tv_std = TV_STD_NTSC;
928 DRM_DEBUG_KMS("Default TV standard: NTSC\n");
929 break;
930 case 2:
931 tv_std = TV_STD_PAL;
932 DRM_DEBUG_KMS("Default TV standard: PAL\n");
933 break;
934 case 3:
935 tv_std = TV_STD_PAL_M;
936 DRM_DEBUG_KMS("Default TV standard: PAL-M\n");
937 break;
938 case 4:
939 tv_std = TV_STD_PAL_60;
940 DRM_DEBUG_KMS("Default TV standard: PAL-60\n");
941 break;
942 case 5:
943 tv_std = TV_STD_NTSC_J;
944 DRM_DEBUG_KMS("Default TV standard: NTSC-J\n");
945 break;
946 case 6:
947 tv_std = TV_STD_SCART_PAL;
948 DRM_DEBUG_KMS("Default TV standard: SCART-PAL\n");
949 break;
950 default:
951 tv_std = TV_STD_NTSC;
952 DRM_DEBUG_KMS
953 ("Unknown TV standard; defaulting to NTSC\n");
954 break;
955 }
956
957 switch ((RBIOS8(tv_info + 9) >> 2) & 0x3) {
958 case 0:
959 DRM_DEBUG_KMS("29.498928713 MHz TV ref clk\n");
960 break;
961 case 1:
962 DRM_DEBUG_KMS("28.636360000 MHz TV ref clk\n");
963 break;
964 case 2:
965 DRM_DEBUG_KMS("14.318180000 MHz TV ref clk\n");
966 break;
967 case 3:
968 DRM_DEBUG_KMS("27.000000000 MHz TV ref clk\n");
969 break;
970 default:
971 break;
972 }
973 }
974 }
975 return tv_std;
976}
977
978static const uint32_t default_tvdac_adj[CHIP_LAST] = {
979 0x00000000, /* r100 */
980 0x00280000, /* rv100 */
981 0x00000000, /* rs100 */
982 0x00880000, /* rv200 */
983 0x00000000, /* rs200 */
984 0x00000000, /* r200 */
985 0x00770000, /* rv250 */
986 0x00290000, /* rs300 */
987 0x00560000, /* rv280 */
988 0x00780000, /* r300 */
989 0x00770000, /* r350 */
990 0x00780000, /* rv350 */
991 0x00780000, /* rv380 */
992 0x01080000, /* r420 */
993 0x01080000, /* r423 */
994 0x01080000, /* rv410 */
995 0x00780000, /* rs400 */
996 0x00780000, /* rs480 */
997};
998
999static void radeon_legacy_get_tv_dac_info_from_table(struct radeon_device *rdev,
1000 struct radeon_encoder_tv_dac *tv_dac)
1001{
1002 tv_dac->ps2_tvdac_adj = default_tvdac_adj[rdev->family];
1003 if ((rdev->flags & RADEON_IS_MOBILITY) && (rdev->family == CHIP_RV250))
1004 tv_dac->ps2_tvdac_adj = 0x00880000;
1005 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1006 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1007 return;
1008}
1009
1010struct radeon_encoder_tv_dac *radeon_combios_get_tv_dac_info(struct
1011 radeon_encoder
1012 *encoder)
1013{
1014 struct drm_device *dev = encoder->base.dev;
1015 struct radeon_device *rdev = dev->dev_private;
1016 uint16_t dac_info;
1017 uint8_t rev, bg, dac;
1018 struct radeon_encoder_tv_dac *tv_dac = NULL;
1019 int found = 0;
1020
1021 tv_dac = kzalloc(sizeof(struct radeon_encoder_tv_dac), GFP_KERNEL);
1022 if (!tv_dac)
1023 return NULL;
1024
1025 /* first check TV table */
1026 dac_info = combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
1027 if (dac_info) {
1028 rev = RBIOS8(dac_info + 0x3);
1029 if (rev > 4) {
1030 bg = RBIOS8(dac_info + 0xc) & 0xf;
1031 dac = RBIOS8(dac_info + 0xd) & 0xf;
1032 tv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);
1033
1034 bg = RBIOS8(dac_info + 0xe) & 0xf;
1035 dac = RBIOS8(dac_info + 0xf) & 0xf;
1036 tv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);
1037
1038 bg = RBIOS8(dac_info + 0x10) & 0xf;
1039 dac = RBIOS8(dac_info + 0x11) & 0xf;
1040 tv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);
1041 /* if the values are all zeros, use the table */
1042 if (tv_dac->ps2_tvdac_adj)
1043 found = 1;
1044 } else if (rev > 1) {
1045 bg = RBIOS8(dac_info + 0xc) & 0xf;
1046 dac = (RBIOS8(dac_info + 0xc) >> 4) & 0xf;
1047 tv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);
1048
1049 bg = RBIOS8(dac_info + 0xd) & 0xf;
1050 dac = (RBIOS8(dac_info + 0xd) >> 4) & 0xf;
1051 tv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);
1052
1053 bg = RBIOS8(dac_info + 0xe) & 0xf;
1054 dac = (RBIOS8(dac_info + 0xe) >> 4) & 0xf;
1055 tv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);
1056 /* if the values are all zeros, use the table */
1057 if (tv_dac->ps2_tvdac_adj)
1058 found = 1;
1059 }
1060 tv_dac->tv_std = radeon_combios_get_tv_info(rdev);
1061 }
1062 if (!found) {
1063 /* then check CRT table */
1064 dac_info =
1065 combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
1066 if (dac_info) {
1067 rev = RBIOS8(dac_info) & 0x3;
1068 if (rev < 2) {
1069 bg = RBIOS8(dac_info + 0x3) & 0xf;
1070 dac = (RBIOS8(dac_info + 0x3) >> 4) & 0xf;
1071 tv_dac->ps2_tvdac_adj =
1072 (bg << 16) | (dac << 20);
1073 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1074 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1075 /* if the values are all zeros, use the table */
1076 if (tv_dac->ps2_tvdac_adj)
1077 found = 1;
1078 } else {
1079 bg = RBIOS8(dac_info + 0x4) & 0xf;
1080 dac = RBIOS8(dac_info + 0x5) & 0xf;
1081 tv_dac->ps2_tvdac_adj =
1082 (bg << 16) | (dac << 20);
1083 tv_dac->pal_tvdac_adj = tv_dac->ps2_tvdac_adj;
1084 tv_dac->ntsc_tvdac_adj = tv_dac->ps2_tvdac_adj;
1085 /* if the values are all zeros, use the table */
1086 if (tv_dac->ps2_tvdac_adj)
1087 found = 1;
1088 }
1089 } else {
1090 DRM_INFO("No TV DAC info found in BIOS\n");
1091 }
1092 }
1093
1094 if (!found) /* fallback to defaults */
1095 radeon_legacy_get_tv_dac_info_from_table(rdev, tv_dac);
1096
1097 return tv_dac;
1098}
1099
1100static struct radeon_encoder_lvds *radeon_legacy_get_lvds_info_from_regs(struct
1101 radeon_device
1102 *rdev)
1103{
1104 struct radeon_encoder_lvds *lvds = NULL;
1105 uint32_t fp_vert_stretch, fp_horz_stretch;
1106 uint32_t ppll_div_sel, ppll_val;
1107 uint32_t lvds_ss_gen_cntl = RREG32(RADEON_LVDS_SS_GEN_CNTL);
1108
1109 lvds = kzalloc(sizeof(struct radeon_encoder_lvds), GFP_KERNEL);
1110
1111 if (!lvds)
1112 return NULL;
1113
1114 fp_vert_stretch = RREG32(RADEON_FP_VERT_STRETCH);
1115 fp_horz_stretch = RREG32(RADEON_FP_HORZ_STRETCH);
1116
1117 /* These should be fail-safe defaults, fingers crossed */
1118 lvds->panel_pwr_delay = 200;
1119 lvds->panel_vcc_delay = 2000;
1120
1121 lvds->lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
1122 lvds->panel_digon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) & 0xf;
1123 lvds->panel_blon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY2_SHIFT) & 0xf;
1124
1125 if (fp_vert_stretch & RADEON_VERT_STRETCH_ENABLE)
1126 lvds->native_mode.vdisplay =
1127 ((fp_vert_stretch & RADEON_VERT_PANEL_SIZE) >>
1128 RADEON_VERT_PANEL_SHIFT) + 1;
1129 else
1130 lvds->native_mode.vdisplay =
1131 (RREG32(RADEON_CRTC_V_TOTAL_DISP) >> 16) + 1;
1132
1133 if (fp_horz_stretch & RADEON_HORZ_STRETCH_ENABLE)
1134 lvds->native_mode.hdisplay =
1135 (((fp_horz_stretch & RADEON_HORZ_PANEL_SIZE) >>
1136 RADEON_HORZ_PANEL_SHIFT) + 1) * 8;
1137 else
1138 lvds->native_mode.hdisplay =
1139 ((RREG32(RADEON_CRTC_H_TOTAL_DISP) >> 16) + 1) * 8;
1140
1141 if ((lvds->native_mode.hdisplay < 640) ||
1142 (lvds->native_mode.vdisplay < 480)) {
1143 lvds->native_mode.hdisplay = 640;
1144 lvds->native_mode.vdisplay = 480;
1145 }
1146
1147 ppll_div_sel = RREG8(RADEON_CLOCK_CNTL_INDEX + 1) & 0x3;
1148 ppll_val = RREG32_PLL(RADEON_PPLL_DIV_0 + ppll_div_sel);
1149 if ((ppll_val & 0x000707ff) == 0x1bb)
1150 lvds->use_bios_dividers = false;
1151 else {
1152 lvds->panel_ref_divider =
1153 RREG32_PLL(RADEON_PPLL_REF_DIV) & 0x3ff;
1154 lvds->panel_post_divider = (ppll_val >> 16) & 0x7;
1155 lvds->panel_fb_divider = ppll_val & 0x7ff;
1156
1157 if ((lvds->panel_ref_divider != 0) &&
1158 (lvds->panel_fb_divider > 3))
1159 lvds->use_bios_dividers = true;
1160 }
1161 lvds->panel_vcc_delay = 200;
1162
1163 DRM_INFO("Panel info derived from registers\n");
1164 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay,
1165 lvds->native_mode.vdisplay);
1166
1167 return lvds;
1168}
1169
1170struct radeon_encoder_lvds *radeon_combios_get_lvds_info(struct radeon_encoder
1171 *encoder)
1172{
1173 struct drm_device *dev = encoder->base.dev;
1174 struct radeon_device *rdev = dev->dev_private;
1175 uint16_t lcd_info;
1176 uint32_t panel_setup;
1177 char stmp[30];
1178 int tmp, i;
1179 struct radeon_encoder_lvds *lvds = NULL;
1180
1181 lcd_info = combios_get_table_offset(dev, COMBIOS_LCD_INFO_TABLE);
1182
1183 if (lcd_info) {
1184 lvds = kzalloc(sizeof(struct radeon_encoder_lvds), GFP_KERNEL);
1185
1186 if (!lvds)
1187 return NULL;
1188
1189 for (i = 0; i < 24; i++)
1190 stmp[i] = RBIOS8(lcd_info + i + 1);
1191 stmp[24] = 0;
1192
1193 DRM_INFO("Panel ID String: %s\n", stmp);
1194
1195 lvds->native_mode.hdisplay = RBIOS16(lcd_info + 0x19);
1196 lvds->native_mode.vdisplay = RBIOS16(lcd_info + 0x1b);
1197
1198 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay,
1199 lvds->native_mode.vdisplay);
1200
1201 lvds->panel_vcc_delay = RBIOS16(lcd_info + 0x2c);
1202 lvds->panel_vcc_delay = min_t(u16, lvds->panel_vcc_delay, 2000);
1203
1204 lvds->panel_pwr_delay = RBIOS8(lcd_info + 0x24);
1205 lvds->panel_digon_delay = RBIOS16(lcd_info + 0x38) & 0xf;
1206 lvds->panel_blon_delay = (RBIOS16(lcd_info + 0x38) >> 4) & 0xf;
1207
1208 lvds->panel_ref_divider = RBIOS16(lcd_info + 0x2e);
1209 lvds->panel_post_divider = RBIOS8(lcd_info + 0x30);
1210 lvds->panel_fb_divider = RBIOS16(lcd_info + 0x31);
1211 if ((lvds->panel_ref_divider != 0) &&
1212 (lvds->panel_fb_divider > 3))
1213 lvds->use_bios_dividers = true;
1214
1215 panel_setup = RBIOS32(lcd_info + 0x39);
1216 lvds->lvds_gen_cntl = 0xff00;
1217 if (panel_setup & 0x1)
1218 lvds->lvds_gen_cntl |= RADEON_LVDS_PANEL_FORMAT;
1219
1220 if ((panel_setup >> 4) & 0x1)
1221 lvds->lvds_gen_cntl |= RADEON_LVDS_PANEL_TYPE;
1222
1223 switch ((panel_setup >> 8) & 0x7) {
1224 case 0:
1225 lvds->lvds_gen_cntl |= RADEON_LVDS_NO_FM;
1226 break;
1227 case 1:
1228 lvds->lvds_gen_cntl |= RADEON_LVDS_2_GREY;
1229 break;
1230 case 2:
1231 lvds->lvds_gen_cntl |= RADEON_LVDS_4_GREY;
1232 break;
1233 default:
1234 break;
1235 }
1236
1237 if ((panel_setup >> 16) & 0x1)
1238 lvds->lvds_gen_cntl |= RADEON_LVDS_FP_POL_LOW;
1239
1240 if ((panel_setup >> 17) & 0x1)
1241 lvds->lvds_gen_cntl |= RADEON_LVDS_LP_POL_LOW;
1242
1243 if ((panel_setup >> 18) & 0x1)
1244 lvds->lvds_gen_cntl |= RADEON_LVDS_DTM_POL_LOW;
1245
1246 if ((panel_setup >> 23) & 0x1)
1247 lvds->lvds_gen_cntl |= RADEON_LVDS_BL_CLK_SEL;
1248
1249 lvds->lvds_gen_cntl |= (panel_setup & 0xf0000000);
1250
1251 for (i = 0; i < 32; i++) {
1252 tmp = RBIOS16(lcd_info + 64 + i * 2);
1253 if (tmp == 0)
1254 break;
1255
1256 if ((RBIOS16(tmp) == lvds->native_mode.hdisplay) &&
1257 (RBIOS16(tmp + 2) == lvds->native_mode.vdisplay)) {
1258 lvds->native_mode.htotal = lvds->native_mode.hdisplay +
1259 (RBIOS16(tmp + 17) - RBIOS16(tmp + 19)) * 8;
1260 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay +
1261 (RBIOS16(tmp + 21) - RBIOS16(tmp + 19) - 1) * 8;
1262 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start +
1263 (RBIOS8(tmp + 23) * 8);
1264
1265 lvds->native_mode.vtotal = lvds->native_mode.vdisplay +
1266 (RBIOS16(tmp + 24) - RBIOS16(tmp + 26));
1267 lvds->native_mode.vsync_start = lvds->native_mode.vdisplay +
1268 ((RBIOS16(tmp + 28) & 0x7ff) - RBIOS16(tmp + 26));
1269 lvds->native_mode.vsync_end = lvds->native_mode.vsync_start +
1270 ((RBIOS16(tmp + 28) & 0xf800) >> 11);
1271
1272 lvds->native_mode.clock = RBIOS16(tmp + 9) * 10;
1273 lvds->native_mode.flags = 0;
1274 /* set crtc values */
1275 drm_mode_set_crtcinfo(&lvds->native_mode, CRTC_INTERLACE_HALVE_V);
1276
1277 }
1278 }
1279 } else {
1280 DRM_INFO("No panel info found in BIOS\n");
1281 lvds = radeon_legacy_get_lvds_info_from_regs(rdev);
1282 }
1283
1284 if (lvds)
1285 encoder->native_mode = lvds->native_mode;
1286 return lvds;
1287}
1288
1289static const struct radeon_tmds_pll default_tmds_pll[CHIP_LAST][4] = {
1290 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_R100 */
1291 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RV100 */
1292 {{0, 0}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RS100 */
1293 {{15000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RV200 */
1294 {{12000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_RS200 */
1295 {{15000, 0xa1b}, {0xffffffff, 0xa3f}, {0, 0}, {0, 0}}, /* CHIP_R200 */
1296 {{15500, 0x81b}, {0xffffffff, 0x83f}, {0, 0}, {0, 0}}, /* CHIP_RV250 */
1297 {{0, 0}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RS300 */
1298 {{13000, 0x400f4}, {15000, 0x400f7}, {0xffffffff, 0x40111}, {0, 0}}, /* CHIP_RV280 */
1299 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R300 */
1300 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R350 */
1301 {{15000, 0xb0155}, {0xffffffff, 0xb01cb}, {0, 0}, {0, 0}}, /* CHIP_RV350 */
1302 {{15000, 0xb0155}, {0xffffffff, 0xb01cb}, {0, 0}, {0, 0}}, /* CHIP_RV380 */
1303 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R420 */
1304 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_R423 */
1305 {{0xffffffff, 0xb01cb}, {0, 0}, {0, 0}, {0, 0}}, /* CHIP_RV410 */
1306 { {0, 0}, {0, 0}, {0, 0}, {0, 0} }, /* CHIP_RS400 */
1307 { {0, 0}, {0, 0}, {0, 0}, {0, 0} }, /* CHIP_RS480 */
1308};
1309
1310bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
1311 struct radeon_encoder_int_tmds *tmds)
1312{
1313 struct drm_device *dev = encoder->base.dev;
1314 struct radeon_device *rdev = dev->dev_private;
1315 int i;
1316
1317 for (i = 0; i < 4; i++) {
1318 tmds->tmds_pll[i].value =
1319 default_tmds_pll[rdev->family][i].value;
1320 tmds->tmds_pll[i].freq = default_tmds_pll[rdev->family][i].freq;
1321 }
1322
1323 return true;
1324}
1325
1326bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
1327 struct radeon_encoder_int_tmds *tmds)
1328{
1329 struct drm_device *dev = encoder->base.dev;
1330 struct radeon_device *rdev = dev->dev_private;
1331 uint16_t tmds_info;
1332 int i, n;
1333 uint8_t ver;
1334
1335 tmds_info = combios_get_table_offset(dev, COMBIOS_DFP_INFO_TABLE);
1336
1337 if (tmds_info) {
1338 ver = RBIOS8(tmds_info);
1339 DRM_DEBUG_KMS("DFP table revision: %d\n", ver);
1340 if (ver == 3) {
1341 n = RBIOS8(tmds_info + 5) + 1;
1342 if (n > 4)
1343 n = 4;
1344 for (i = 0; i < n; i++) {
1345 tmds->tmds_pll[i].value =
1346 RBIOS32(tmds_info + i * 10 + 0x08);
1347 tmds->tmds_pll[i].freq =
1348 RBIOS16(tmds_info + i * 10 + 0x10);
1349 DRM_DEBUG_KMS("TMDS PLL From COMBIOS %u %x\n",
1350 tmds->tmds_pll[i].freq,
1351 tmds->tmds_pll[i].value);
1352 }
1353 } else if (ver == 4) {
1354 int stride = 0;
1355 n = RBIOS8(tmds_info + 5) + 1;
1356 if (n > 4)
1357 n = 4;
1358 for (i = 0; i < n; i++) {
1359 tmds->tmds_pll[i].value =
1360 RBIOS32(tmds_info + stride + 0x08);
1361 tmds->tmds_pll[i].freq =
1362 RBIOS16(tmds_info + stride + 0x10);
1363 if (i == 0)
1364 stride += 10;
1365 else
1366 stride += 6;
1367 DRM_DEBUG_KMS("TMDS PLL From COMBIOS %u %x\n",
1368 tmds->tmds_pll[i].freq,
1369 tmds->tmds_pll[i].value);
1370 }
1371 }
1372 } else {
1373 DRM_INFO("No TMDS info found in BIOS\n");
1374 return false;
1375 }
1376 return true;
1377}
1378
1379bool radeon_legacy_get_ext_tmds_info_from_table(struct radeon_encoder *encoder,
1380 struct radeon_encoder_ext_tmds *tmds)
1381{
1382 struct drm_device *dev = encoder->base.dev;
1383 struct radeon_device *rdev = dev->dev_private;
1384 struct radeon_i2c_bus_rec i2c_bus;
1385
1386 /* default for macs */
1387 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1388 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1389
1390 /* XXX some macs have duallink chips */
1391 switch (rdev->mode_info.connector_table) {
1392 case CT_POWERBOOK_EXTERNAL:
1393 case CT_MINI_EXTERNAL:
1394 default:
1395 tmds->dvo_chip = DVO_SIL164;
1396 tmds->slave_addr = 0x70 >> 1; /* 7 bit addressing */
1397 break;
1398 }
1399
1400 return true;
1401}
1402
1403bool radeon_legacy_get_ext_tmds_info_from_combios(struct radeon_encoder *encoder,
1404 struct radeon_encoder_ext_tmds *tmds)
1405{
1406 struct drm_device *dev = encoder->base.dev;
1407 struct radeon_device *rdev = dev->dev_private;
1408 uint16_t offset;
1409 uint8_t ver;
1410 enum radeon_combios_ddc gpio;
1411 struct radeon_i2c_bus_rec i2c_bus;
1412
1413 tmds->i2c_bus = NULL;
1414 if (rdev->flags & RADEON_IS_IGP) {
1415 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1416 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1417 tmds->dvo_chip = DVO_SIL164;
1418 tmds->slave_addr = 0x70 >> 1; /* 7 bit addressing */
1419 } else {
1420 offset = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
1421 if (offset) {
1422 ver = RBIOS8(offset);
1423 DRM_DEBUG_KMS("External TMDS Table revision: %d\n", ver);
1424 tmds->slave_addr = RBIOS8(offset + 4 + 2);
1425 tmds->slave_addr >>= 1; /* 7 bit addressing */
1426 gpio = RBIOS8(offset + 4 + 3);
1427 if (gpio == DDC_LCD) {
1428 /* MM i2c */
1429 i2c_bus.valid = true;
1430 i2c_bus.hw_capable = true;
1431 i2c_bus.mm_i2c = true;
1432 i2c_bus.i2c_id = 0xa0;
1433 } else
1434 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 0, 0);
1435 tmds->i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
1436 }
1437 }
1438
1439 if (!tmds->i2c_bus) {
1440 DRM_INFO("No valid Ext TMDS info found in BIOS\n");
1441 return false;
1442 }
1443
1444 return true;
1445}
1446
1447bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev)
1448{
1449 struct radeon_device *rdev = dev->dev_private;
1450 struct radeon_i2c_bus_rec ddc_i2c;
1451 struct radeon_hpd hpd;
1452
1453 rdev->mode_info.connector_table = radeon_connector_table;
1454 if (rdev->mode_info.connector_table == CT_NONE) {
1455#ifdef CONFIG_PPC_PMAC
1456 if (of_machine_is_compatible("PowerBook3,3")) {
1457 /* powerbook with VGA */
1458 rdev->mode_info.connector_table = CT_POWERBOOK_VGA;
1459 } else if (of_machine_is_compatible("PowerBook3,4") ||
1460 of_machine_is_compatible("PowerBook3,5")) {
1461 /* powerbook with internal tmds */
1462 rdev->mode_info.connector_table = CT_POWERBOOK_INTERNAL;
1463 } else if (of_machine_is_compatible("PowerBook5,1") ||
1464 of_machine_is_compatible("PowerBook5,2") ||
1465 of_machine_is_compatible("PowerBook5,3") ||
1466 of_machine_is_compatible("PowerBook5,4") ||
1467 of_machine_is_compatible("PowerBook5,5")) {
1468 /* powerbook with external single link tmds (sil164) */
1469 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1470 } else if (of_machine_is_compatible("PowerBook5,6")) {
1471 /* powerbook with external dual or single link tmds */
1472 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1473 } else if (of_machine_is_compatible("PowerBook5,7") ||
1474 of_machine_is_compatible("PowerBook5,8") ||
1475 of_machine_is_compatible("PowerBook5,9")) {
1476 /* PowerBook6,2 ? */
1477 /* powerbook with external dual link tmds (sil1178?) */
1478 rdev->mode_info.connector_table = CT_POWERBOOK_EXTERNAL;
1479 } else if (of_machine_is_compatible("PowerBook4,1") ||
1480 of_machine_is_compatible("PowerBook4,2") ||
1481 of_machine_is_compatible("PowerBook4,3") ||
1482 of_machine_is_compatible("PowerBook6,3") ||
1483 of_machine_is_compatible("PowerBook6,5") ||
1484 of_machine_is_compatible("PowerBook6,7")) {
1485 /* ibook */
1486 rdev->mode_info.connector_table = CT_IBOOK;
1487 } else if (of_machine_is_compatible("PowerMac3,5")) {
1488 /* PowerMac G4 Silver radeon 7500 */
1489 rdev->mode_info.connector_table = CT_MAC_G4_SILVER;
1490 } else if (of_machine_is_compatible("PowerMac4,4")) {
1491 /* emac */
1492 rdev->mode_info.connector_table = CT_EMAC;
1493 } else if (of_machine_is_compatible("PowerMac10,1")) {
1494 /* mini with internal tmds */
1495 rdev->mode_info.connector_table = CT_MINI_INTERNAL;
1496 } else if (of_machine_is_compatible("PowerMac10,2")) {
1497 /* mini with external tmds */
1498 rdev->mode_info.connector_table = CT_MINI_EXTERNAL;
1499 } else if (of_machine_is_compatible("PowerMac12,1")) {
1500 /* PowerMac8,1 ? */
1501 /* imac g5 isight */
1502 rdev->mode_info.connector_table = CT_IMAC_G5_ISIGHT;
1503 } else if ((rdev->pdev->device == 0x4a48) &&
1504 (rdev->pdev->subsystem_vendor == 0x1002) &&
1505 (rdev->pdev->subsystem_device == 0x4a48)) {
1506 /* Mac X800 */
1507 rdev->mode_info.connector_table = CT_MAC_X800;
1508 } else if ((of_machine_is_compatible("PowerMac7,2") ||
1509 of_machine_is_compatible("PowerMac7,3")) &&
1510 (rdev->pdev->device == 0x4150) &&
1511 (rdev->pdev->subsystem_vendor == 0x1002) &&
1512 (rdev->pdev->subsystem_device == 0x4150)) {
1513 /* Mac G5 tower 9600 */
1514 rdev->mode_info.connector_table = CT_MAC_G5_9600;
1515 } else if ((rdev->pdev->device == 0x4c66) &&
1516 (rdev->pdev->subsystem_vendor == 0x1002) &&
1517 (rdev->pdev->subsystem_device == 0x4c66)) {
1518 /* SAM440ep RV250 embedded board */
1519 rdev->mode_info.connector_table = CT_SAM440EP;
1520 } else
1521#endif /* CONFIG_PPC_PMAC */
1522#ifdef CONFIG_PPC64
1523 if (ASIC_IS_RN50(rdev))
1524 rdev->mode_info.connector_table = CT_RN50_POWER;
1525 else
1526#endif
1527 rdev->mode_info.connector_table = CT_GENERIC;
1528 }
1529
1530 switch (rdev->mode_info.connector_table) {
1531 case CT_GENERIC:
1532 DRM_INFO("Connector Table: %d (generic)\n",
1533 rdev->mode_info.connector_table);
1534 /* these are the most common settings */
1535 if (rdev->flags & RADEON_SINGLE_CRTC) {
1536 /* VGA - primary dac */
1537 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1538 hpd.hpd = RADEON_HPD_NONE;
1539 radeon_add_legacy_encoder(dev,
1540 radeon_get_encoder_enum(dev,
1541 ATOM_DEVICE_CRT1_SUPPORT,
1542 1),
1543 ATOM_DEVICE_CRT1_SUPPORT);
1544 radeon_add_legacy_connector(dev, 0,
1545 ATOM_DEVICE_CRT1_SUPPORT,
1546 DRM_MODE_CONNECTOR_VGA,
1547 &ddc_i2c,
1548 CONNECTOR_OBJECT_ID_VGA,
1549 &hpd);
1550 } else if (rdev->flags & RADEON_IS_MOBILITY) {
1551 /* LVDS */
1552 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_NONE_DETECTED, 0, 0);
1553 hpd.hpd = RADEON_HPD_NONE;
1554 radeon_add_legacy_encoder(dev,
1555 radeon_get_encoder_enum(dev,
1556 ATOM_DEVICE_LCD1_SUPPORT,
1557 0),
1558 ATOM_DEVICE_LCD1_SUPPORT);
1559 radeon_add_legacy_connector(dev, 0,
1560 ATOM_DEVICE_LCD1_SUPPORT,
1561 DRM_MODE_CONNECTOR_LVDS,
1562 &ddc_i2c,
1563 CONNECTOR_OBJECT_ID_LVDS,
1564 &hpd);
1565
1566 /* VGA - primary dac */
1567 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1568 hpd.hpd = RADEON_HPD_NONE;
1569 radeon_add_legacy_encoder(dev,
1570 radeon_get_encoder_enum(dev,
1571 ATOM_DEVICE_CRT1_SUPPORT,
1572 1),
1573 ATOM_DEVICE_CRT1_SUPPORT);
1574 radeon_add_legacy_connector(dev, 1,
1575 ATOM_DEVICE_CRT1_SUPPORT,
1576 DRM_MODE_CONNECTOR_VGA,
1577 &ddc_i2c,
1578 CONNECTOR_OBJECT_ID_VGA,
1579 &hpd);
1580 } else {
1581 /* DVI-I - tv dac, int tmds */
1582 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1583 hpd.hpd = RADEON_HPD_1;
1584 radeon_add_legacy_encoder(dev,
1585 radeon_get_encoder_enum(dev,
1586 ATOM_DEVICE_DFP1_SUPPORT,
1587 0),
1588 ATOM_DEVICE_DFP1_SUPPORT);
1589 radeon_add_legacy_encoder(dev,
1590 radeon_get_encoder_enum(dev,
1591 ATOM_DEVICE_CRT2_SUPPORT,
1592 2),
1593 ATOM_DEVICE_CRT2_SUPPORT);
1594 radeon_add_legacy_connector(dev, 0,
1595 ATOM_DEVICE_DFP1_SUPPORT |
1596 ATOM_DEVICE_CRT2_SUPPORT,
1597 DRM_MODE_CONNECTOR_DVII,
1598 &ddc_i2c,
1599 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1600 &hpd);
1601
1602 /* VGA - primary dac */
1603 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1604 hpd.hpd = RADEON_HPD_NONE;
1605 radeon_add_legacy_encoder(dev,
1606 radeon_get_encoder_enum(dev,
1607 ATOM_DEVICE_CRT1_SUPPORT,
1608 1),
1609 ATOM_DEVICE_CRT1_SUPPORT);
1610 radeon_add_legacy_connector(dev, 1,
1611 ATOM_DEVICE_CRT1_SUPPORT,
1612 DRM_MODE_CONNECTOR_VGA,
1613 &ddc_i2c,
1614 CONNECTOR_OBJECT_ID_VGA,
1615 &hpd);
1616 }
1617
1618 if (rdev->family != CHIP_R100 && rdev->family != CHIP_R200) {
1619 /* TV - tv dac */
1620 ddc_i2c.valid = false;
1621 hpd.hpd = RADEON_HPD_NONE;
1622 radeon_add_legacy_encoder(dev,
1623 radeon_get_encoder_enum(dev,
1624 ATOM_DEVICE_TV1_SUPPORT,
1625 2),
1626 ATOM_DEVICE_TV1_SUPPORT);
1627 radeon_add_legacy_connector(dev, 2,
1628 ATOM_DEVICE_TV1_SUPPORT,
1629 DRM_MODE_CONNECTOR_SVIDEO,
1630 &ddc_i2c,
1631 CONNECTOR_OBJECT_ID_SVIDEO,
1632 &hpd);
1633 }
1634 break;
1635 case CT_IBOOK:
1636 DRM_INFO("Connector Table: %d (ibook)\n",
1637 rdev->mode_info.connector_table);
1638 /* LVDS */
1639 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1640 hpd.hpd = RADEON_HPD_NONE;
1641 radeon_add_legacy_encoder(dev,
1642 radeon_get_encoder_enum(dev,
1643 ATOM_DEVICE_LCD1_SUPPORT,
1644 0),
1645 ATOM_DEVICE_LCD1_SUPPORT);
1646 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1647 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1648 CONNECTOR_OBJECT_ID_LVDS,
1649 &hpd);
1650 /* VGA - TV DAC */
1651 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1652 hpd.hpd = RADEON_HPD_NONE;
1653 radeon_add_legacy_encoder(dev,
1654 radeon_get_encoder_enum(dev,
1655 ATOM_DEVICE_CRT2_SUPPORT,
1656 2),
1657 ATOM_DEVICE_CRT2_SUPPORT);
1658 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1659 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1660 CONNECTOR_OBJECT_ID_VGA,
1661 &hpd);
1662 /* TV - TV DAC */
1663 ddc_i2c.valid = false;
1664 hpd.hpd = RADEON_HPD_NONE;
1665 radeon_add_legacy_encoder(dev,
1666 radeon_get_encoder_enum(dev,
1667 ATOM_DEVICE_TV1_SUPPORT,
1668 2),
1669 ATOM_DEVICE_TV1_SUPPORT);
1670 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1671 DRM_MODE_CONNECTOR_SVIDEO,
1672 &ddc_i2c,
1673 CONNECTOR_OBJECT_ID_SVIDEO,
1674 &hpd);
1675 break;
1676 case CT_POWERBOOK_EXTERNAL:
1677 DRM_INFO("Connector Table: %d (powerbook external tmds)\n",
1678 rdev->mode_info.connector_table);
1679 /* LVDS */
1680 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1681 hpd.hpd = RADEON_HPD_NONE;
1682 radeon_add_legacy_encoder(dev,
1683 radeon_get_encoder_enum(dev,
1684 ATOM_DEVICE_LCD1_SUPPORT,
1685 0),
1686 ATOM_DEVICE_LCD1_SUPPORT);
1687 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1688 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1689 CONNECTOR_OBJECT_ID_LVDS,
1690 &hpd);
1691 /* DVI-I - primary dac, ext tmds */
1692 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1693 hpd.hpd = RADEON_HPD_2; /* ??? */
1694 radeon_add_legacy_encoder(dev,
1695 radeon_get_encoder_enum(dev,
1696 ATOM_DEVICE_DFP2_SUPPORT,
1697 0),
1698 ATOM_DEVICE_DFP2_SUPPORT);
1699 radeon_add_legacy_encoder(dev,
1700 radeon_get_encoder_enum(dev,
1701 ATOM_DEVICE_CRT1_SUPPORT,
1702 1),
1703 ATOM_DEVICE_CRT1_SUPPORT);
1704 /* XXX some are SL */
1705 radeon_add_legacy_connector(dev, 1,
1706 ATOM_DEVICE_DFP2_SUPPORT |
1707 ATOM_DEVICE_CRT1_SUPPORT,
1708 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1709 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I,
1710 &hpd);
1711 /* TV - TV DAC */
1712 ddc_i2c.valid = false;
1713 hpd.hpd = RADEON_HPD_NONE;
1714 radeon_add_legacy_encoder(dev,
1715 radeon_get_encoder_enum(dev,
1716 ATOM_DEVICE_TV1_SUPPORT,
1717 2),
1718 ATOM_DEVICE_TV1_SUPPORT);
1719 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1720 DRM_MODE_CONNECTOR_SVIDEO,
1721 &ddc_i2c,
1722 CONNECTOR_OBJECT_ID_SVIDEO,
1723 &hpd);
1724 break;
1725 case CT_POWERBOOK_INTERNAL:
1726 DRM_INFO("Connector Table: %d (powerbook internal tmds)\n",
1727 rdev->mode_info.connector_table);
1728 /* LVDS */
1729 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1730 hpd.hpd = RADEON_HPD_NONE;
1731 radeon_add_legacy_encoder(dev,
1732 radeon_get_encoder_enum(dev,
1733 ATOM_DEVICE_LCD1_SUPPORT,
1734 0),
1735 ATOM_DEVICE_LCD1_SUPPORT);
1736 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1737 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1738 CONNECTOR_OBJECT_ID_LVDS,
1739 &hpd);
1740 /* DVI-I - primary dac, int tmds */
1741 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1742 hpd.hpd = RADEON_HPD_1; /* ??? */
1743 radeon_add_legacy_encoder(dev,
1744 radeon_get_encoder_enum(dev,
1745 ATOM_DEVICE_DFP1_SUPPORT,
1746 0),
1747 ATOM_DEVICE_DFP1_SUPPORT);
1748 radeon_add_legacy_encoder(dev,
1749 radeon_get_encoder_enum(dev,
1750 ATOM_DEVICE_CRT1_SUPPORT,
1751 1),
1752 ATOM_DEVICE_CRT1_SUPPORT);
1753 radeon_add_legacy_connector(dev, 1,
1754 ATOM_DEVICE_DFP1_SUPPORT |
1755 ATOM_DEVICE_CRT1_SUPPORT,
1756 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1757 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1758 &hpd);
1759 /* TV - TV DAC */
1760 ddc_i2c.valid = false;
1761 hpd.hpd = RADEON_HPD_NONE;
1762 radeon_add_legacy_encoder(dev,
1763 radeon_get_encoder_enum(dev,
1764 ATOM_DEVICE_TV1_SUPPORT,
1765 2),
1766 ATOM_DEVICE_TV1_SUPPORT);
1767 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1768 DRM_MODE_CONNECTOR_SVIDEO,
1769 &ddc_i2c,
1770 CONNECTOR_OBJECT_ID_SVIDEO,
1771 &hpd);
1772 break;
1773 case CT_POWERBOOK_VGA:
1774 DRM_INFO("Connector Table: %d (powerbook vga)\n",
1775 rdev->mode_info.connector_table);
1776 /* LVDS */
1777 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1778 hpd.hpd = RADEON_HPD_NONE;
1779 radeon_add_legacy_encoder(dev,
1780 radeon_get_encoder_enum(dev,
1781 ATOM_DEVICE_LCD1_SUPPORT,
1782 0),
1783 ATOM_DEVICE_LCD1_SUPPORT);
1784 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
1785 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
1786 CONNECTOR_OBJECT_ID_LVDS,
1787 &hpd);
1788 /* VGA - primary dac */
1789 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1790 hpd.hpd = RADEON_HPD_NONE;
1791 radeon_add_legacy_encoder(dev,
1792 radeon_get_encoder_enum(dev,
1793 ATOM_DEVICE_CRT1_SUPPORT,
1794 1),
1795 ATOM_DEVICE_CRT1_SUPPORT);
1796 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT1_SUPPORT,
1797 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1798 CONNECTOR_OBJECT_ID_VGA,
1799 &hpd);
1800 /* TV - TV DAC */
1801 ddc_i2c.valid = false;
1802 hpd.hpd = RADEON_HPD_NONE;
1803 radeon_add_legacy_encoder(dev,
1804 radeon_get_encoder_enum(dev,
1805 ATOM_DEVICE_TV1_SUPPORT,
1806 2),
1807 ATOM_DEVICE_TV1_SUPPORT);
1808 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1809 DRM_MODE_CONNECTOR_SVIDEO,
1810 &ddc_i2c,
1811 CONNECTOR_OBJECT_ID_SVIDEO,
1812 &hpd);
1813 break;
1814 case CT_MINI_EXTERNAL:
1815 DRM_INFO("Connector Table: %d (mini external tmds)\n",
1816 rdev->mode_info.connector_table);
1817 /* DVI-I - tv dac, ext tmds */
1818 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1819 hpd.hpd = RADEON_HPD_2; /* ??? */
1820 radeon_add_legacy_encoder(dev,
1821 radeon_get_encoder_enum(dev,
1822 ATOM_DEVICE_DFP2_SUPPORT,
1823 0),
1824 ATOM_DEVICE_DFP2_SUPPORT);
1825 radeon_add_legacy_encoder(dev,
1826 radeon_get_encoder_enum(dev,
1827 ATOM_DEVICE_CRT2_SUPPORT,
1828 2),
1829 ATOM_DEVICE_CRT2_SUPPORT);
1830 /* XXX are any DL? */
1831 radeon_add_legacy_connector(dev, 0,
1832 ATOM_DEVICE_DFP2_SUPPORT |
1833 ATOM_DEVICE_CRT2_SUPPORT,
1834 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1835 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1836 &hpd);
1837 /* TV - TV DAC */
1838 ddc_i2c.valid = false;
1839 hpd.hpd = RADEON_HPD_NONE;
1840 radeon_add_legacy_encoder(dev,
1841 radeon_get_encoder_enum(dev,
1842 ATOM_DEVICE_TV1_SUPPORT,
1843 2),
1844 ATOM_DEVICE_TV1_SUPPORT);
1845 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_TV1_SUPPORT,
1846 DRM_MODE_CONNECTOR_SVIDEO,
1847 &ddc_i2c,
1848 CONNECTOR_OBJECT_ID_SVIDEO,
1849 &hpd);
1850 break;
1851 case CT_MINI_INTERNAL:
1852 DRM_INFO("Connector Table: %d (mini internal tmds)\n",
1853 rdev->mode_info.connector_table);
1854 /* DVI-I - tv dac, int tmds */
1855 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1856 hpd.hpd = RADEON_HPD_1; /* ??? */
1857 radeon_add_legacy_encoder(dev,
1858 radeon_get_encoder_enum(dev,
1859 ATOM_DEVICE_DFP1_SUPPORT,
1860 0),
1861 ATOM_DEVICE_DFP1_SUPPORT);
1862 radeon_add_legacy_encoder(dev,
1863 radeon_get_encoder_enum(dev,
1864 ATOM_DEVICE_CRT2_SUPPORT,
1865 2),
1866 ATOM_DEVICE_CRT2_SUPPORT);
1867 radeon_add_legacy_connector(dev, 0,
1868 ATOM_DEVICE_DFP1_SUPPORT |
1869 ATOM_DEVICE_CRT2_SUPPORT,
1870 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
1871 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
1872 &hpd);
1873 /* TV - TV DAC */
1874 ddc_i2c.valid = false;
1875 hpd.hpd = RADEON_HPD_NONE;
1876 radeon_add_legacy_encoder(dev,
1877 radeon_get_encoder_enum(dev,
1878 ATOM_DEVICE_TV1_SUPPORT,
1879 2),
1880 ATOM_DEVICE_TV1_SUPPORT);
1881 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_TV1_SUPPORT,
1882 DRM_MODE_CONNECTOR_SVIDEO,
1883 &ddc_i2c,
1884 CONNECTOR_OBJECT_ID_SVIDEO,
1885 &hpd);
1886 break;
1887 case CT_IMAC_G5_ISIGHT:
1888 DRM_INFO("Connector Table: %d (imac g5 isight)\n",
1889 rdev->mode_info.connector_table);
1890 /* DVI-D - int tmds */
1891 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
1892 hpd.hpd = RADEON_HPD_1; /* ??? */
1893 radeon_add_legacy_encoder(dev,
1894 radeon_get_encoder_enum(dev,
1895 ATOM_DEVICE_DFP1_SUPPORT,
1896 0),
1897 ATOM_DEVICE_DFP1_SUPPORT);
1898 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_DFP1_SUPPORT,
1899 DRM_MODE_CONNECTOR_DVID, &ddc_i2c,
1900 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D,
1901 &hpd);
1902 /* VGA - tv dac */
1903 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
1904 hpd.hpd = RADEON_HPD_NONE;
1905 radeon_add_legacy_encoder(dev,
1906 radeon_get_encoder_enum(dev,
1907 ATOM_DEVICE_CRT2_SUPPORT,
1908 2),
1909 ATOM_DEVICE_CRT2_SUPPORT);
1910 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1911 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1912 CONNECTOR_OBJECT_ID_VGA,
1913 &hpd);
1914 /* TV - TV DAC */
1915 ddc_i2c.valid = false;
1916 hpd.hpd = RADEON_HPD_NONE;
1917 radeon_add_legacy_encoder(dev,
1918 radeon_get_encoder_enum(dev,
1919 ATOM_DEVICE_TV1_SUPPORT,
1920 2),
1921 ATOM_DEVICE_TV1_SUPPORT);
1922 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1923 DRM_MODE_CONNECTOR_SVIDEO,
1924 &ddc_i2c,
1925 CONNECTOR_OBJECT_ID_SVIDEO,
1926 &hpd);
1927 break;
1928 case CT_EMAC:
1929 DRM_INFO("Connector Table: %d (emac)\n",
1930 rdev->mode_info.connector_table);
1931 /* VGA - primary dac */
1932 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1933 hpd.hpd = RADEON_HPD_NONE;
1934 radeon_add_legacy_encoder(dev,
1935 radeon_get_encoder_enum(dev,
1936 ATOM_DEVICE_CRT1_SUPPORT,
1937 1),
1938 ATOM_DEVICE_CRT1_SUPPORT);
1939 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_CRT1_SUPPORT,
1940 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1941 CONNECTOR_OBJECT_ID_VGA,
1942 &hpd);
1943 /* VGA - tv dac */
1944 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1945 hpd.hpd = RADEON_HPD_NONE;
1946 radeon_add_legacy_encoder(dev,
1947 radeon_get_encoder_enum(dev,
1948 ATOM_DEVICE_CRT2_SUPPORT,
1949 2),
1950 ATOM_DEVICE_CRT2_SUPPORT);
1951 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1952 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1953 CONNECTOR_OBJECT_ID_VGA,
1954 &hpd);
1955 /* TV - TV DAC */
1956 ddc_i2c.valid = false;
1957 hpd.hpd = RADEON_HPD_NONE;
1958 radeon_add_legacy_encoder(dev,
1959 radeon_get_encoder_enum(dev,
1960 ATOM_DEVICE_TV1_SUPPORT,
1961 2),
1962 ATOM_DEVICE_TV1_SUPPORT);
1963 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
1964 DRM_MODE_CONNECTOR_SVIDEO,
1965 &ddc_i2c,
1966 CONNECTOR_OBJECT_ID_SVIDEO,
1967 &hpd);
1968 break;
1969 case CT_RN50_POWER:
1970 DRM_INFO("Connector Table: %d (rn50-power)\n",
1971 rdev->mode_info.connector_table);
1972 /* VGA - primary dac */
1973 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
1974 hpd.hpd = RADEON_HPD_NONE;
1975 radeon_add_legacy_encoder(dev,
1976 radeon_get_encoder_enum(dev,
1977 ATOM_DEVICE_CRT1_SUPPORT,
1978 1),
1979 ATOM_DEVICE_CRT1_SUPPORT);
1980 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_CRT1_SUPPORT,
1981 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1982 CONNECTOR_OBJECT_ID_VGA,
1983 &hpd);
1984 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_CRT2, 0, 0);
1985 hpd.hpd = RADEON_HPD_NONE;
1986 radeon_add_legacy_encoder(dev,
1987 radeon_get_encoder_enum(dev,
1988 ATOM_DEVICE_CRT2_SUPPORT,
1989 2),
1990 ATOM_DEVICE_CRT2_SUPPORT);
1991 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT2_SUPPORT,
1992 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
1993 CONNECTOR_OBJECT_ID_VGA,
1994 &hpd);
1995 break;
1996 case CT_MAC_X800:
1997 DRM_INFO("Connector Table: %d (mac x800)\n",
1998 rdev->mode_info.connector_table);
1999 /* DVI - primary dac, internal tmds */
2000 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2001 hpd.hpd = RADEON_HPD_1; /* ??? */
2002 radeon_add_legacy_encoder(dev,
2003 radeon_get_encoder_enum(dev,
2004 ATOM_DEVICE_DFP1_SUPPORT,
2005 0),
2006 ATOM_DEVICE_DFP1_SUPPORT);
2007 radeon_add_legacy_encoder(dev,
2008 radeon_get_encoder_enum(dev,
2009 ATOM_DEVICE_CRT1_SUPPORT,
2010 1),
2011 ATOM_DEVICE_CRT1_SUPPORT);
2012 radeon_add_legacy_connector(dev, 0,
2013 ATOM_DEVICE_DFP1_SUPPORT |
2014 ATOM_DEVICE_CRT1_SUPPORT,
2015 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2016 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2017 &hpd);
2018 /* DVI - tv dac, dvo */
2019 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
2020 hpd.hpd = RADEON_HPD_2; /* ??? */
2021 radeon_add_legacy_encoder(dev,
2022 radeon_get_encoder_enum(dev,
2023 ATOM_DEVICE_DFP2_SUPPORT,
2024 0),
2025 ATOM_DEVICE_DFP2_SUPPORT);
2026 radeon_add_legacy_encoder(dev,
2027 radeon_get_encoder_enum(dev,
2028 ATOM_DEVICE_CRT2_SUPPORT,
2029 2),
2030 ATOM_DEVICE_CRT2_SUPPORT);
2031 radeon_add_legacy_connector(dev, 1,
2032 ATOM_DEVICE_DFP2_SUPPORT |
2033 ATOM_DEVICE_CRT2_SUPPORT,
2034 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2035 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I,
2036 &hpd);
2037 break;
2038 case CT_MAC_G5_9600:
2039 DRM_INFO("Connector Table: %d (mac g5 9600)\n",
2040 rdev->mode_info.connector_table);
2041 /* DVI - tv dac, dvo */
2042 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2043 hpd.hpd = RADEON_HPD_1; /* ??? */
2044 radeon_add_legacy_encoder(dev,
2045 radeon_get_encoder_enum(dev,
2046 ATOM_DEVICE_DFP2_SUPPORT,
2047 0),
2048 ATOM_DEVICE_DFP2_SUPPORT);
2049 radeon_add_legacy_encoder(dev,
2050 radeon_get_encoder_enum(dev,
2051 ATOM_DEVICE_CRT2_SUPPORT,
2052 2),
2053 ATOM_DEVICE_CRT2_SUPPORT);
2054 radeon_add_legacy_connector(dev, 0,
2055 ATOM_DEVICE_DFP2_SUPPORT |
2056 ATOM_DEVICE_CRT2_SUPPORT,
2057 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2058 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2059 &hpd);
2060 /* ADC - primary dac, internal tmds */
2061 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2062 hpd.hpd = RADEON_HPD_2; /* ??? */
2063 radeon_add_legacy_encoder(dev,
2064 radeon_get_encoder_enum(dev,
2065 ATOM_DEVICE_DFP1_SUPPORT,
2066 0),
2067 ATOM_DEVICE_DFP1_SUPPORT);
2068 radeon_add_legacy_encoder(dev,
2069 radeon_get_encoder_enum(dev,
2070 ATOM_DEVICE_CRT1_SUPPORT,
2071 1),
2072 ATOM_DEVICE_CRT1_SUPPORT);
2073 radeon_add_legacy_connector(dev, 1,
2074 ATOM_DEVICE_DFP1_SUPPORT |
2075 ATOM_DEVICE_CRT1_SUPPORT,
2076 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2077 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2078 &hpd);
2079 /* TV - TV DAC */
2080 ddc_i2c.valid = false;
2081 hpd.hpd = RADEON_HPD_NONE;
2082 radeon_add_legacy_encoder(dev,
2083 radeon_get_encoder_enum(dev,
2084 ATOM_DEVICE_TV1_SUPPORT,
2085 2),
2086 ATOM_DEVICE_TV1_SUPPORT);
2087 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
2088 DRM_MODE_CONNECTOR_SVIDEO,
2089 &ddc_i2c,
2090 CONNECTOR_OBJECT_ID_SVIDEO,
2091 &hpd);
2092 break;
2093 case CT_SAM440EP:
2094 DRM_INFO("Connector Table: %d (SAM440ep embedded board)\n",
2095 rdev->mode_info.connector_table);
2096 /* LVDS */
2097 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_NONE_DETECTED, 0, 0);
2098 hpd.hpd = RADEON_HPD_NONE;
2099 radeon_add_legacy_encoder(dev,
2100 radeon_get_encoder_enum(dev,
2101 ATOM_DEVICE_LCD1_SUPPORT,
2102 0),
2103 ATOM_DEVICE_LCD1_SUPPORT);
2104 radeon_add_legacy_connector(dev, 0, ATOM_DEVICE_LCD1_SUPPORT,
2105 DRM_MODE_CONNECTOR_LVDS, &ddc_i2c,
2106 CONNECTOR_OBJECT_ID_LVDS,
2107 &hpd);
2108 /* DVI-I - secondary dac, int tmds */
2109 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2110 hpd.hpd = RADEON_HPD_1; /* ??? */
2111 radeon_add_legacy_encoder(dev,
2112 radeon_get_encoder_enum(dev,
2113 ATOM_DEVICE_DFP1_SUPPORT,
2114 0),
2115 ATOM_DEVICE_DFP1_SUPPORT);
2116 radeon_add_legacy_encoder(dev,
2117 radeon_get_encoder_enum(dev,
2118 ATOM_DEVICE_CRT2_SUPPORT,
2119 2),
2120 ATOM_DEVICE_CRT2_SUPPORT);
2121 radeon_add_legacy_connector(dev, 1,
2122 ATOM_DEVICE_DFP1_SUPPORT |
2123 ATOM_DEVICE_CRT2_SUPPORT,
2124 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2125 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2126 &hpd);
2127 /* VGA - primary dac */
2128 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2129 hpd.hpd = RADEON_HPD_NONE;
2130 radeon_add_legacy_encoder(dev,
2131 radeon_get_encoder_enum(dev,
2132 ATOM_DEVICE_CRT1_SUPPORT,
2133 1),
2134 ATOM_DEVICE_CRT1_SUPPORT);
2135 radeon_add_legacy_connector(dev, 2,
2136 ATOM_DEVICE_CRT1_SUPPORT,
2137 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
2138 CONNECTOR_OBJECT_ID_VGA,
2139 &hpd);
2140 /* TV - TV DAC */
2141 ddc_i2c.valid = false;
2142 hpd.hpd = RADEON_HPD_NONE;
2143 radeon_add_legacy_encoder(dev,
2144 radeon_get_encoder_enum(dev,
2145 ATOM_DEVICE_TV1_SUPPORT,
2146 2),
2147 ATOM_DEVICE_TV1_SUPPORT);
2148 radeon_add_legacy_connector(dev, 3, ATOM_DEVICE_TV1_SUPPORT,
2149 DRM_MODE_CONNECTOR_SVIDEO,
2150 &ddc_i2c,
2151 CONNECTOR_OBJECT_ID_SVIDEO,
2152 &hpd);
2153 break;
2154 case CT_MAC_G4_SILVER:
2155 DRM_INFO("Connector Table: %d (mac g4 silver)\n",
2156 rdev->mode_info.connector_table);
2157 /* DVI-I - tv dac, int tmds */
2158 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2159 hpd.hpd = RADEON_HPD_1; /* ??? */
2160 radeon_add_legacy_encoder(dev,
2161 radeon_get_encoder_enum(dev,
2162 ATOM_DEVICE_DFP1_SUPPORT,
2163 0),
2164 ATOM_DEVICE_DFP1_SUPPORT);
2165 radeon_add_legacy_encoder(dev,
2166 radeon_get_encoder_enum(dev,
2167 ATOM_DEVICE_CRT2_SUPPORT,
2168 2),
2169 ATOM_DEVICE_CRT2_SUPPORT);
2170 radeon_add_legacy_connector(dev, 0,
2171 ATOM_DEVICE_DFP1_SUPPORT |
2172 ATOM_DEVICE_CRT2_SUPPORT,
2173 DRM_MODE_CONNECTOR_DVII, &ddc_i2c,
2174 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2175 &hpd);
2176 /* VGA - primary dac */
2177 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2178 hpd.hpd = RADEON_HPD_NONE;
2179 radeon_add_legacy_encoder(dev,
2180 radeon_get_encoder_enum(dev,
2181 ATOM_DEVICE_CRT1_SUPPORT,
2182 1),
2183 ATOM_DEVICE_CRT1_SUPPORT);
2184 radeon_add_legacy_connector(dev, 1, ATOM_DEVICE_CRT1_SUPPORT,
2185 DRM_MODE_CONNECTOR_VGA, &ddc_i2c,
2186 CONNECTOR_OBJECT_ID_VGA,
2187 &hpd);
2188 /* TV - TV DAC */
2189 ddc_i2c.valid = false;
2190 hpd.hpd = RADEON_HPD_NONE;
2191 radeon_add_legacy_encoder(dev,
2192 radeon_get_encoder_enum(dev,
2193 ATOM_DEVICE_TV1_SUPPORT,
2194 2),
2195 ATOM_DEVICE_TV1_SUPPORT);
2196 radeon_add_legacy_connector(dev, 2, ATOM_DEVICE_TV1_SUPPORT,
2197 DRM_MODE_CONNECTOR_SVIDEO,
2198 &ddc_i2c,
2199 CONNECTOR_OBJECT_ID_SVIDEO,
2200 &hpd);
2201 break;
2202 default:
2203 DRM_INFO("Connector table: %d (invalid)\n",
2204 rdev->mode_info.connector_table);
2205 return false;
2206 }
2207
2208 radeon_link_encoder_connector(dev);
2209
2210 return true;
2211}
2212
2213static bool radeon_apply_legacy_quirks(struct drm_device *dev,
2214 int bios_index,
2215 enum radeon_combios_connector
2216 *legacy_connector,
2217 struct radeon_i2c_bus_rec *ddc_i2c,
2218 struct radeon_hpd *hpd)
2219{
2220
2221 /* Certain IBM chipset RN50s have a BIOS reporting two VGAs,
2222 one with VGA DDC and one with CRT2 DDC. - kill the CRT2 DDC one */
2223 if (dev->pdev->device == 0x515e &&
2224 dev->pdev->subsystem_vendor == 0x1014) {
2225 if (*legacy_connector == CONNECTOR_CRT_LEGACY &&
2226 ddc_i2c->mask_clk_reg == RADEON_GPIO_CRT2_DDC)
2227 return false;
2228 }
2229
2230 /* X300 card with extra non-existent DVI port */
2231 if (dev->pdev->device == 0x5B60 &&
2232 dev->pdev->subsystem_vendor == 0x17af &&
2233 dev->pdev->subsystem_device == 0x201e && bios_index == 2) {
2234 if (*legacy_connector == CONNECTOR_DVI_I_LEGACY)
2235 return false;
2236 }
2237
2238 return true;
2239}
2240
2241static bool radeon_apply_legacy_tv_quirks(struct drm_device *dev)
2242{
2243 /* Acer 5102 has non-existent TV port */
2244 if (dev->pdev->device == 0x5975 &&
2245 dev->pdev->subsystem_vendor == 0x1025 &&
2246 dev->pdev->subsystem_device == 0x009f)
2247 return false;
2248
2249 /* HP dc5750 has non-existent TV port */
2250 if (dev->pdev->device == 0x5974 &&
2251 dev->pdev->subsystem_vendor == 0x103c &&
2252 dev->pdev->subsystem_device == 0x280a)
2253 return false;
2254
2255 /* MSI S270 has non-existent TV port */
2256 if (dev->pdev->device == 0x5955 &&
2257 dev->pdev->subsystem_vendor == 0x1462 &&
2258 dev->pdev->subsystem_device == 0x0131)
2259 return false;
2260
2261 return true;
2262}
2263
2264static uint16_t combios_check_dl_dvi(struct drm_device *dev, int is_dvi_d)
2265{
2266 struct radeon_device *rdev = dev->dev_private;
2267 uint32_t ext_tmds_info;
2268
2269 if (rdev->flags & RADEON_IS_IGP) {
2270 if (is_dvi_d)
2271 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;
2272 else
2273 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2274 }
2275 ext_tmds_info = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
2276 if (ext_tmds_info) {
2277 uint8_t rev = RBIOS8(ext_tmds_info);
2278 uint8_t flags = RBIOS8(ext_tmds_info + 4 + 5);
2279 if (rev >= 3) {
2280 if (is_dvi_d)
2281 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;
2282 else
2283 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;
2284 } else {
2285 if (flags & 1) {
2286 if (is_dvi_d)
2287 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;
2288 else
2289 return CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;
2290 }
2291 }
2292 }
2293 if (is_dvi_d)
2294 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;
2295 else
2296 return CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2297}
2298
2299bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev)
2300{
2301 struct radeon_device *rdev = dev->dev_private;
2302 uint32_t conn_info, entry, devices;
2303 uint16_t tmp, connector_object_id;
2304 enum radeon_combios_ddc ddc_type;
2305 enum radeon_combios_connector connector;
2306 int i = 0;
2307 struct radeon_i2c_bus_rec ddc_i2c;
2308 struct radeon_hpd hpd;
2309
2310 conn_info = combios_get_table_offset(dev, COMBIOS_CONNECTOR_INFO_TABLE);
2311 if (conn_info) {
2312 for (i = 0; i < 4; i++) {
2313 entry = conn_info + 2 + i * 2;
2314
2315 if (!RBIOS16(entry))
2316 break;
2317
2318 tmp = RBIOS16(entry);
2319
2320 connector = (tmp >> 12) & 0xf;
2321
2322 ddc_type = (tmp >> 8) & 0xf;
2323 if (ddc_type == 5)
2324 ddc_i2c = radeon_combios_get_i2c_info_from_table(rdev);
2325 else
2326 ddc_i2c = combios_setup_i2c_bus(rdev, ddc_type, 0, 0);
2327
2328 switch (connector) {
2329 case CONNECTOR_PROPRIETARY_LEGACY:
2330 case CONNECTOR_DVI_I_LEGACY:
2331 case CONNECTOR_DVI_D_LEGACY:
2332 if ((tmp >> 4) & 0x1)
2333 hpd.hpd = RADEON_HPD_2;
2334 else
2335 hpd.hpd = RADEON_HPD_1;
2336 break;
2337 default:
2338 hpd.hpd = RADEON_HPD_NONE;
2339 break;
2340 }
2341
2342 if (!radeon_apply_legacy_quirks(dev, i, &connector,
2343 &ddc_i2c, &hpd))
2344 continue;
2345
2346 switch (connector) {
2347 case CONNECTOR_PROPRIETARY_LEGACY:
2348 if ((tmp >> 4) & 0x1)
2349 devices = ATOM_DEVICE_DFP2_SUPPORT;
2350 else
2351 devices = ATOM_DEVICE_DFP1_SUPPORT;
2352 radeon_add_legacy_encoder(dev,
2353 radeon_get_encoder_enum
2354 (dev, devices, 0),
2355 devices);
2356 radeon_add_legacy_connector(dev, i, devices,
2357 legacy_connector_convert
2358 [connector],
2359 &ddc_i2c,
2360 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D,
2361 &hpd);
2362 break;
2363 case CONNECTOR_CRT_LEGACY:
2364 if (tmp & 0x1) {
2365 devices = ATOM_DEVICE_CRT2_SUPPORT;
2366 radeon_add_legacy_encoder(dev,
2367 radeon_get_encoder_enum
2368 (dev,
2369 ATOM_DEVICE_CRT2_SUPPORT,
2370 2),
2371 ATOM_DEVICE_CRT2_SUPPORT);
2372 } else {
2373 devices = ATOM_DEVICE_CRT1_SUPPORT;
2374 radeon_add_legacy_encoder(dev,
2375 radeon_get_encoder_enum
2376 (dev,
2377 ATOM_DEVICE_CRT1_SUPPORT,
2378 1),
2379 ATOM_DEVICE_CRT1_SUPPORT);
2380 }
2381 radeon_add_legacy_connector(dev,
2382 i,
2383 devices,
2384 legacy_connector_convert
2385 [connector],
2386 &ddc_i2c,
2387 CONNECTOR_OBJECT_ID_VGA,
2388 &hpd);
2389 break;
2390 case CONNECTOR_DVI_I_LEGACY:
2391 devices = 0;
2392 if (tmp & 0x1) {
2393 devices |= ATOM_DEVICE_CRT2_SUPPORT;
2394 radeon_add_legacy_encoder(dev,
2395 radeon_get_encoder_enum
2396 (dev,
2397 ATOM_DEVICE_CRT2_SUPPORT,
2398 2),
2399 ATOM_DEVICE_CRT2_SUPPORT);
2400 } else {
2401 devices |= ATOM_DEVICE_CRT1_SUPPORT;
2402 radeon_add_legacy_encoder(dev,
2403 radeon_get_encoder_enum
2404 (dev,
2405 ATOM_DEVICE_CRT1_SUPPORT,
2406 1),
2407 ATOM_DEVICE_CRT1_SUPPORT);
2408 }
2409 /* RV100 board with external TDMS bit mis-set.
2410 * Actually uses internal TMDS, clear the bit.
2411 */
2412 if (dev->pdev->device == 0x5159 &&
2413 dev->pdev->subsystem_vendor == 0x1014 &&
2414 dev->pdev->subsystem_device == 0x029A) {
2415 tmp &= ~(1 << 4);
2416 }
2417 if ((tmp >> 4) & 0x1) {
2418 devices |= ATOM_DEVICE_DFP2_SUPPORT;
2419 radeon_add_legacy_encoder(dev,
2420 radeon_get_encoder_enum
2421 (dev,
2422 ATOM_DEVICE_DFP2_SUPPORT,
2423 0),
2424 ATOM_DEVICE_DFP2_SUPPORT);
2425 connector_object_id = combios_check_dl_dvi(dev, 0);
2426 } else {
2427 devices |= ATOM_DEVICE_DFP1_SUPPORT;
2428 radeon_add_legacy_encoder(dev,
2429 radeon_get_encoder_enum
2430 (dev,
2431 ATOM_DEVICE_DFP1_SUPPORT,
2432 0),
2433 ATOM_DEVICE_DFP1_SUPPORT);
2434 connector_object_id = CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2435 }
2436 radeon_add_legacy_connector(dev,
2437 i,
2438 devices,
2439 legacy_connector_convert
2440 [connector],
2441 &ddc_i2c,
2442 connector_object_id,
2443 &hpd);
2444 break;
2445 case CONNECTOR_DVI_D_LEGACY:
2446 if ((tmp >> 4) & 0x1) {
2447 devices = ATOM_DEVICE_DFP2_SUPPORT;
2448 connector_object_id = combios_check_dl_dvi(dev, 1);
2449 } else {
2450 devices = ATOM_DEVICE_DFP1_SUPPORT;
2451 connector_object_id = CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;
2452 }
2453 radeon_add_legacy_encoder(dev,
2454 radeon_get_encoder_enum
2455 (dev, devices, 0),
2456 devices);
2457 radeon_add_legacy_connector(dev, i, devices,
2458 legacy_connector_convert
2459 [connector],
2460 &ddc_i2c,
2461 connector_object_id,
2462 &hpd);
2463 break;
2464 case CONNECTOR_CTV_LEGACY:
2465 case CONNECTOR_STV_LEGACY:
2466 radeon_add_legacy_encoder(dev,
2467 radeon_get_encoder_enum
2468 (dev,
2469 ATOM_DEVICE_TV1_SUPPORT,
2470 2),
2471 ATOM_DEVICE_TV1_SUPPORT);
2472 radeon_add_legacy_connector(dev, i,
2473 ATOM_DEVICE_TV1_SUPPORT,
2474 legacy_connector_convert
2475 [connector],
2476 &ddc_i2c,
2477 CONNECTOR_OBJECT_ID_SVIDEO,
2478 &hpd);
2479 break;
2480 default:
2481 DRM_ERROR("Unknown connector type: %d\n",
2482 connector);
2483 continue;
2484 }
2485
2486 }
2487 } else {
2488 uint16_t tmds_info =
2489 combios_get_table_offset(dev, COMBIOS_DFP_INFO_TABLE);
2490 if (tmds_info) {
2491 DRM_DEBUG_KMS("Found DFP table, assuming DVI connector\n");
2492
2493 radeon_add_legacy_encoder(dev,
2494 radeon_get_encoder_enum(dev,
2495 ATOM_DEVICE_CRT1_SUPPORT,
2496 1),
2497 ATOM_DEVICE_CRT1_SUPPORT);
2498 radeon_add_legacy_encoder(dev,
2499 radeon_get_encoder_enum(dev,
2500 ATOM_DEVICE_DFP1_SUPPORT,
2501 0),
2502 ATOM_DEVICE_DFP1_SUPPORT);
2503
2504 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_DVI, 0, 0);
2505 hpd.hpd = RADEON_HPD_1;
2506 radeon_add_legacy_connector(dev,
2507 0,
2508 ATOM_DEVICE_CRT1_SUPPORT |
2509 ATOM_DEVICE_DFP1_SUPPORT,
2510 DRM_MODE_CONNECTOR_DVII,
2511 &ddc_i2c,
2512 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I,
2513 &hpd);
2514 } else {
2515 uint16_t crt_info =
2516 combios_get_table_offset(dev, COMBIOS_CRT_INFO_TABLE);
2517 DRM_DEBUG_KMS("Found CRT table, assuming VGA connector\n");
2518 if (crt_info) {
2519 radeon_add_legacy_encoder(dev,
2520 radeon_get_encoder_enum(dev,
2521 ATOM_DEVICE_CRT1_SUPPORT,
2522 1),
2523 ATOM_DEVICE_CRT1_SUPPORT);
2524 ddc_i2c = combios_setup_i2c_bus(rdev, DDC_VGA, 0, 0);
2525 hpd.hpd = RADEON_HPD_NONE;
2526 radeon_add_legacy_connector(dev,
2527 0,
2528 ATOM_DEVICE_CRT1_SUPPORT,
2529 DRM_MODE_CONNECTOR_VGA,
2530 &ddc_i2c,
2531 CONNECTOR_OBJECT_ID_VGA,
2532 &hpd);
2533 } else {
2534 DRM_DEBUG_KMS("No connector info found\n");
2535 return false;
2536 }
2537 }
2538 }
2539
2540 if (rdev->flags & RADEON_IS_MOBILITY || rdev->flags & RADEON_IS_IGP) {
2541 uint16_t lcd_info =
2542 combios_get_table_offset(dev, COMBIOS_LCD_INFO_TABLE);
2543 if (lcd_info) {
2544 uint16_t lcd_ddc_info =
2545 combios_get_table_offset(dev,
2546 COMBIOS_LCD_DDC_INFO_TABLE);
2547
2548 radeon_add_legacy_encoder(dev,
2549 radeon_get_encoder_enum(dev,
2550 ATOM_DEVICE_LCD1_SUPPORT,
2551 0),
2552 ATOM_DEVICE_LCD1_SUPPORT);
2553
2554 if (lcd_ddc_info) {
2555 ddc_type = RBIOS8(lcd_ddc_info + 2);
2556 switch (ddc_type) {
2557 case DDC_LCD:
2558 ddc_i2c =
2559 combios_setup_i2c_bus(rdev,
2560 DDC_LCD,
2561 RBIOS32(lcd_ddc_info + 3),
2562 RBIOS32(lcd_ddc_info + 7));
2563 radeon_i2c_add(rdev, &ddc_i2c, "LCD");
2564 break;
2565 case DDC_GPIO:
2566 ddc_i2c =
2567 combios_setup_i2c_bus(rdev,
2568 DDC_GPIO,
2569 RBIOS32(lcd_ddc_info + 3),
2570 RBIOS32(lcd_ddc_info + 7));
2571 radeon_i2c_add(rdev, &ddc_i2c, "LCD");
2572 break;
2573 default:
2574 ddc_i2c =
2575 combios_setup_i2c_bus(rdev, ddc_type, 0, 0);
2576 break;
2577 }
2578 DRM_DEBUG_KMS("LCD DDC Info Table found!\n");
2579 } else
2580 ddc_i2c.valid = false;
2581
2582 hpd.hpd = RADEON_HPD_NONE;
2583 radeon_add_legacy_connector(dev,
2584 5,
2585 ATOM_DEVICE_LCD1_SUPPORT,
2586 DRM_MODE_CONNECTOR_LVDS,
2587 &ddc_i2c,
2588 CONNECTOR_OBJECT_ID_LVDS,
2589 &hpd);
2590 }
2591 }
2592
2593 /* check TV table */
2594 if (rdev->family != CHIP_R100 && rdev->family != CHIP_R200) {
2595 uint32_t tv_info =
2596 combios_get_table_offset(dev, COMBIOS_TV_INFO_TABLE);
2597 if (tv_info) {
2598 if (RBIOS8(tv_info + 6) == 'T') {
2599 if (radeon_apply_legacy_tv_quirks(dev)) {
2600 hpd.hpd = RADEON_HPD_NONE;
2601 ddc_i2c.valid = false;
2602 radeon_add_legacy_encoder(dev,
2603 radeon_get_encoder_enum
2604 (dev,
2605 ATOM_DEVICE_TV1_SUPPORT,
2606 2),
2607 ATOM_DEVICE_TV1_SUPPORT);
2608 radeon_add_legacy_connector(dev, 6,
2609 ATOM_DEVICE_TV1_SUPPORT,
2610 DRM_MODE_CONNECTOR_SVIDEO,
2611 &ddc_i2c,
2612 CONNECTOR_OBJECT_ID_SVIDEO,
2613 &hpd);
2614 }
2615 }
2616 }
2617 }
2618
2619 radeon_link_encoder_connector(dev);
2620
2621 return true;
2622}
2623
2624static const char *thermal_controller_names[] = {
2625 "NONE",
2626 "lm63",
2627 "adm1032",
2628};
2629
2630void radeon_combios_get_power_modes(struct radeon_device *rdev)
2631{
2632 struct drm_device *dev = rdev->ddev;
2633 u16 offset, misc, misc2 = 0;
2634 u8 rev, blocks, tmp;
2635 int state_index = 0;
2636 struct radeon_i2c_bus_rec i2c_bus;
2637
2638 rdev->pm.default_power_state_index = -1;
2639
2640 /* allocate 2 power states */
2641 rdev->pm.power_state = kzalloc(sizeof(struct radeon_power_state) * 2, GFP_KERNEL);
2642 if (rdev->pm.power_state) {
2643 /* allocate 1 clock mode per state */
2644 rdev->pm.power_state[0].clock_info =
2645 kzalloc(sizeof(struct radeon_pm_clock_info) * 1, GFP_KERNEL);
2646 rdev->pm.power_state[1].clock_info =
2647 kzalloc(sizeof(struct radeon_pm_clock_info) * 1, GFP_KERNEL);
2648 if (!rdev->pm.power_state[0].clock_info ||
2649 !rdev->pm.power_state[1].clock_info)
2650 goto pm_failed;
2651 } else
2652 goto pm_failed;
2653
2654 /* check for a thermal chip */
2655 offset = combios_get_table_offset(dev, COMBIOS_OVERDRIVE_INFO_TABLE);
2656 if (offset) {
2657 u8 thermal_controller = 0, gpio = 0, i2c_addr = 0, clk_bit = 0, data_bit = 0;
2658
2659 rev = RBIOS8(offset);
2660
2661 if (rev == 0) {
2662 thermal_controller = RBIOS8(offset + 3);
2663 gpio = RBIOS8(offset + 4) & 0x3f;
2664 i2c_addr = RBIOS8(offset + 5);
2665 } else if (rev == 1) {
2666 thermal_controller = RBIOS8(offset + 4);
2667 gpio = RBIOS8(offset + 5) & 0x3f;
2668 i2c_addr = RBIOS8(offset + 6);
2669 } else if (rev == 2) {
2670 thermal_controller = RBIOS8(offset + 4);
2671 gpio = RBIOS8(offset + 5) & 0x3f;
2672 i2c_addr = RBIOS8(offset + 6);
2673 clk_bit = RBIOS8(offset + 0xa);
2674 data_bit = RBIOS8(offset + 0xb);
2675 }
2676 if ((thermal_controller > 0) && (thermal_controller < 3)) {
2677 DRM_INFO("Possible %s thermal controller at 0x%02x\n",
2678 thermal_controller_names[thermal_controller],
2679 i2c_addr >> 1);
2680 if (gpio == DDC_LCD) {
2681 /* MM i2c */
2682 i2c_bus.valid = true;
2683 i2c_bus.hw_capable = true;
2684 i2c_bus.mm_i2c = true;
2685 i2c_bus.i2c_id = 0xa0;
2686 } else if (gpio == DDC_GPIO)
2687 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 1 << clk_bit, 1 << data_bit);
2688 else
2689 i2c_bus = combios_setup_i2c_bus(rdev, gpio, 0, 0);
2690 rdev->pm.i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
2691 if (rdev->pm.i2c_bus) {
2692 struct i2c_board_info info = { };
2693 const char *name = thermal_controller_names[thermal_controller];
2694 info.addr = i2c_addr >> 1;
2695 strlcpy(info.type, name, sizeof(info.type));
2696 i2c_new_device(&rdev->pm.i2c_bus->adapter, &info);
2697 }
2698 }
2699 } else {
2700 /* boards with a thermal chip, but no overdrive table */
2701
2702 /* Asus 9600xt has an f75375 on the monid bus */
2703 if ((dev->pdev->device == 0x4152) &&
2704 (dev->pdev->subsystem_vendor == 0x1043) &&
2705 (dev->pdev->subsystem_device == 0xc002)) {
2706 i2c_bus = combios_setup_i2c_bus(rdev, DDC_MONID, 0, 0);
2707 rdev->pm.i2c_bus = radeon_i2c_lookup(rdev, &i2c_bus);
2708 if (rdev->pm.i2c_bus) {
2709 struct i2c_board_info info = { };
2710 const char *name = "f75375";
2711 info.addr = 0x28;
2712 strlcpy(info.type, name, sizeof(info.type));
2713 i2c_new_device(&rdev->pm.i2c_bus->adapter, &info);
2714 DRM_INFO("Possible %s thermal controller at 0x%02x\n",
2715 name, info.addr);
2716 }
2717 }
2718 }
2719
2720 if (rdev->flags & RADEON_IS_MOBILITY) {
2721 offset = combios_get_table_offset(dev, COMBIOS_POWERPLAY_INFO_TABLE);
2722 if (offset) {
2723 rev = RBIOS8(offset);
2724 blocks = RBIOS8(offset + 0x2);
2725 /* power mode 0 tends to be the only valid one */
2726 rdev->pm.power_state[state_index].num_clock_modes = 1;
2727 rdev->pm.power_state[state_index].clock_info[0].mclk = RBIOS32(offset + 0x5 + 0x2);
2728 rdev->pm.power_state[state_index].clock_info[0].sclk = RBIOS32(offset + 0x5 + 0x6);
2729 if ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||
2730 (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))
2731 goto default_mode;
2732 rdev->pm.power_state[state_index].type =
2733 POWER_STATE_TYPE_BATTERY;
2734 misc = RBIOS16(offset + 0x5 + 0x0);
2735 if (rev > 4)
2736 misc2 = RBIOS16(offset + 0x5 + 0xe);
2737 rdev->pm.power_state[state_index].misc = misc;
2738 rdev->pm.power_state[state_index].misc2 = misc2;
2739 if (misc & 0x4) {
2740 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_GPIO;
2741 if (misc & 0x8)
2742 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
2743 true;
2744 else
2745 rdev->pm.power_state[state_index].clock_info[0].voltage.active_high =
2746 false;
2747 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.valid = true;
2748 if (rev < 6) {
2749 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.reg =
2750 RBIOS16(offset + 0x5 + 0xb) * 4;
2751 tmp = RBIOS8(offset + 0x5 + 0xd);
2752 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.mask = (1 << tmp);
2753 } else {
2754 u8 entries = RBIOS8(offset + 0x5 + 0xb);
2755 u16 voltage_table_offset = RBIOS16(offset + 0x5 + 0xc);
2756 if (entries && voltage_table_offset) {
2757 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.reg =
2758 RBIOS16(voltage_table_offset) * 4;
2759 tmp = RBIOS8(voltage_table_offset + 0x2);
2760 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.mask = (1 << tmp);
2761 } else
2762 rdev->pm.power_state[state_index].clock_info[0].voltage.gpio.valid = false;
2763 }
2764 switch ((misc2 & 0x700) >> 8) {
2765 case 0:
2766 default:
2767 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 0;
2768 break;
2769 case 1:
2770 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 33;
2771 break;
2772 case 2:
2773 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 66;
2774 break;
2775 case 3:
2776 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 99;
2777 break;
2778 case 4:
2779 rdev->pm.power_state[state_index].clock_info[0].voltage.delay = 132;
2780 break;
2781 }
2782 } else
2783 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
2784 if (rev > 6)
2785 rdev->pm.power_state[state_index].pcie_lanes =
2786 RBIOS8(offset + 0x5 + 0x10);
2787 rdev->pm.power_state[state_index].flags = RADEON_PM_STATE_SINGLE_DISPLAY_ONLY;
2788 state_index++;
2789 } else {
2790 /* XXX figure out some good default low power mode for mobility cards w/out power tables */
2791 }
2792 } else {
2793 /* XXX figure out some good default low power mode for desktop cards */
2794 }
2795
2796default_mode:
2797 /* add the default mode */
2798 rdev->pm.power_state[state_index].type =
2799 POWER_STATE_TYPE_DEFAULT;
2800 rdev->pm.power_state[state_index].num_clock_modes = 1;
2801 rdev->pm.power_state[state_index].clock_info[0].mclk = rdev->clock.default_mclk;
2802 rdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;
2803 rdev->pm.power_state[state_index].default_clock_mode = &rdev->pm.power_state[state_index].clock_info[0];
2804 if ((state_index > 0) &&
2805 (rdev->pm.power_state[0].clock_info[0].voltage.type == VOLTAGE_GPIO))
2806 rdev->pm.power_state[state_index].clock_info[0].voltage =
2807 rdev->pm.power_state[0].clock_info[0].voltage;
2808 else
2809 rdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;
2810 rdev->pm.power_state[state_index].pcie_lanes = 16;
2811 rdev->pm.power_state[state_index].flags = 0;
2812 rdev->pm.default_power_state_index = state_index;
2813 rdev->pm.num_power_states = state_index + 1;
2814
2815 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
2816 rdev->pm.current_clock_mode_index = 0;
2817 return;
2818
2819pm_failed:
2820 rdev->pm.default_power_state_index = state_index;
2821 rdev->pm.num_power_states = 0;
2822
2823 rdev->pm.current_power_state_index = rdev->pm.default_power_state_index;
2824 rdev->pm.current_clock_mode_index = 0;
2825}
2826
2827void radeon_external_tmds_setup(struct drm_encoder *encoder)
2828{
2829 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2830 struct radeon_encoder_ext_tmds *tmds = radeon_encoder->enc_priv;
2831
2832 if (!tmds)
2833 return;
2834
2835 switch (tmds->dvo_chip) {
2836 case DVO_SIL164:
2837 /* sil 164 */
2838 radeon_i2c_put_byte(tmds->i2c_bus,
2839 tmds->slave_addr,
2840 0x08, 0x30);
2841 radeon_i2c_put_byte(tmds->i2c_bus,
2842 tmds->slave_addr,
2843 0x09, 0x00);
2844 radeon_i2c_put_byte(tmds->i2c_bus,
2845 tmds->slave_addr,
2846 0x0a, 0x90);
2847 radeon_i2c_put_byte(tmds->i2c_bus,
2848 tmds->slave_addr,
2849 0x0c, 0x89);
2850 radeon_i2c_put_byte(tmds->i2c_bus,
2851 tmds->slave_addr,
2852 0x08, 0x3b);
2853 break;
2854 case DVO_SIL1178:
2855 /* sil 1178 - untested */
2856 /*
2857 * 0x0f, 0x44
2858 * 0x0f, 0x4c
2859 * 0x0e, 0x01
2860 * 0x0a, 0x80
2861 * 0x09, 0x30
2862 * 0x0c, 0xc9
2863 * 0x0d, 0x70
2864 * 0x08, 0x32
2865 * 0x08, 0x33
2866 */
2867 break;
2868 default:
2869 break;
2870 }
2871
2872}
2873
2874bool radeon_combios_external_tmds_setup(struct drm_encoder *encoder)
2875{
2876 struct drm_device *dev = encoder->dev;
2877 struct radeon_device *rdev = dev->dev_private;
2878 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2879 uint16_t offset;
2880 uint8_t blocks, slave_addr, rev;
2881 uint32_t index, id;
2882 uint32_t reg, val, and_mask, or_mask;
2883 struct radeon_encoder_ext_tmds *tmds = radeon_encoder->enc_priv;
2884
2885 if (!tmds)
2886 return false;
2887
2888 if (rdev->flags & RADEON_IS_IGP) {
2889 offset = combios_get_table_offset(dev, COMBIOS_TMDS_POWER_ON_TABLE);
2890 rev = RBIOS8(offset);
2891 if (offset) {
2892 rev = RBIOS8(offset);
2893 if (rev > 1) {
2894 blocks = RBIOS8(offset + 3);
2895 index = offset + 4;
2896 while (blocks > 0) {
2897 id = RBIOS16(index);
2898 index += 2;
2899 switch (id >> 13) {
2900 case 0:
2901 reg = (id & 0x1fff) * 4;
2902 val = RBIOS32(index);
2903 index += 4;
2904 WREG32(reg, val);
2905 break;
2906 case 2:
2907 reg = (id & 0x1fff) * 4;
2908 and_mask = RBIOS32(index);
2909 index += 4;
2910 or_mask = RBIOS32(index);
2911 index += 4;
2912 val = RREG32(reg);
2913 val = (val & and_mask) | or_mask;
2914 WREG32(reg, val);
2915 break;
2916 case 3:
2917 val = RBIOS16(index);
2918 index += 2;
2919 udelay(val);
2920 break;
2921 case 4:
2922 val = RBIOS16(index);
2923 index += 2;
2924 mdelay(val);
2925 break;
2926 case 6:
2927 slave_addr = id & 0xff;
2928 slave_addr >>= 1; /* 7 bit addressing */
2929 index++;
2930 reg = RBIOS8(index);
2931 index++;
2932 val = RBIOS8(index);
2933 index++;
2934 radeon_i2c_put_byte(tmds->i2c_bus,
2935 slave_addr,
2936 reg, val);
2937 break;
2938 default:
2939 DRM_ERROR("Unknown id %d\n", id >> 13);
2940 break;
2941 }
2942 blocks--;
2943 }
2944 return true;
2945 }
2946 }
2947 } else {
2948 offset = combios_get_table_offset(dev, COMBIOS_EXT_TMDS_INFO_TABLE);
2949 if (offset) {
2950 index = offset + 10;
2951 id = RBIOS16(index);
2952 while (id != 0xffff) {
2953 index += 2;
2954 switch (id >> 13) {
2955 case 0:
2956 reg = (id & 0x1fff) * 4;
2957 val = RBIOS32(index);
2958 WREG32(reg, val);
2959 break;
2960 case 2:
2961 reg = (id & 0x1fff) * 4;
2962 and_mask = RBIOS32(index);
2963 index += 4;
2964 or_mask = RBIOS32(index);
2965 index += 4;
2966 val = RREG32(reg);
2967 val = (val & and_mask) | or_mask;
2968 WREG32(reg, val);
2969 break;
2970 case 4:
2971 val = RBIOS16(index);
2972 index += 2;
2973 udelay(val);
2974 break;
2975 case 5:
2976 reg = id & 0x1fff;
2977 and_mask = RBIOS32(index);
2978 index += 4;
2979 or_mask = RBIOS32(index);
2980 index += 4;
2981 val = RREG32_PLL(reg);
2982 val = (val & and_mask) | or_mask;
2983 WREG32_PLL(reg, val);
2984 break;
2985 case 6:
2986 reg = id & 0x1fff;
2987 val = RBIOS8(index);
2988 index += 1;
2989 radeon_i2c_put_byte(tmds->i2c_bus,
2990 tmds->slave_addr,
2991 reg, val);
2992 break;
2993 default:
2994 DRM_ERROR("Unknown id %d\n", id >> 13);
2995 break;
2996 }
2997 id = RBIOS16(index);
2998 }
2999 return true;
3000 }
3001 }
3002 return false;
3003}
3004
3005static void combios_parse_mmio_table(struct drm_device *dev, uint16_t offset)
3006{
3007 struct radeon_device *rdev = dev->dev_private;
3008
3009 if (offset) {
3010 while (RBIOS16(offset)) {
3011 uint16_t cmd = ((RBIOS16(offset) & 0xe000) >> 13);
3012 uint32_t addr = (RBIOS16(offset) & 0x1fff);
3013 uint32_t val, and_mask, or_mask;
3014 uint32_t tmp;
3015
3016 offset += 2;
3017 switch (cmd) {
3018 case 0:
3019 val = RBIOS32(offset);
3020 offset += 4;
3021 WREG32(addr, val);
3022 break;
3023 case 1:
3024 val = RBIOS32(offset);
3025 offset += 4;
3026 WREG32(addr, val);
3027 break;
3028 case 2:
3029 and_mask = RBIOS32(offset);
3030 offset += 4;
3031 or_mask = RBIOS32(offset);
3032 offset += 4;
3033 tmp = RREG32(addr);
3034 tmp &= and_mask;
3035 tmp |= or_mask;
3036 WREG32(addr, tmp);
3037 break;
3038 case 3:
3039 and_mask = RBIOS32(offset);
3040 offset += 4;
3041 or_mask = RBIOS32(offset);
3042 offset += 4;
3043 tmp = RREG32(addr);
3044 tmp &= and_mask;
3045 tmp |= or_mask;
3046 WREG32(addr, tmp);
3047 break;
3048 case 4:
3049 val = RBIOS16(offset);
3050 offset += 2;
3051 udelay(val);
3052 break;
3053 case 5:
3054 val = RBIOS16(offset);
3055 offset += 2;
3056 switch (addr) {
3057 case 8:
3058 while (val--) {
3059 if (!
3060 (RREG32_PLL
3061 (RADEON_CLK_PWRMGT_CNTL) &
3062 RADEON_MC_BUSY))
3063 break;
3064 }
3065 break;
3066 case 9:
3067 while (val--) {
3068 if ((RREG32(RADEON_MC_STATUS) &
3069 RADEON_MC_IDLE))
3070 break;
3071 }
3072 break;
3073 default:
3074 break;
3075 }
3076 break;
3077 default:
3078 break;
3079 }
3080 }
3081 }
3082}
3083
3084static void combios_parse_pll_table(struct drm_device *dev, uint16_t offset)
3085{
3086 struct radeon_device *rdev = dev->dev_private;
3087
3088 if (offset) {
3089 while (RBIOS8(offset)) {
3090 uint8_t cmd = ((RBIOS8(offset) & 0xc0) >> 6);
3091 uint8_t addr = (RBIOS8(offset) & 0x3f);
3092 uint32_t val, shift, tmp;
3093 uint32_t and_mask, or_mask;
3094
3095 offset++;
3096 switch (cmd) {
3097 case 0:
3098 val = RBIOS32(offset);
3099 offset += 4;
3100 WREG32_PLL(addr, val);
3101 break;
3102 case 1:
3103 shift = RBIOS8(offset) * 8;
3104 offset++;
3105 and_mask = RBIOS8(offset) << shift;
3106 and_mask |= ~(0xff << shift);
3107 offset++;
3108 or_mask = RBIOS8(offset) << shift;
3109 offset++;
3110 tmp = RREG32_PLL(addr);
3111 tmp &= and_mask;
3112 tmp |= or_mask;
3113 WREG32_PLL(addr, tmp);
3114 break;
3115 case 2:
3116 case 3:
3117 tmp = 1000;
3118 switch (addr) {
3119 case 1:
3120 udelay(150);
3121 break;
3122 case 2:
3123 mdelay(1);
3124 break;
3125 case 3:
3126 while (tmp--) {
3127 if (!
3128 (RREG32_PLL
3129 (RADEON_CLK_PWRMGT_CNTL) &
3130 RADEON_MC_BUSY))
3131 break;
3132 }
3133 break;
3134 case 4:
3135 while (tmp--) {
3136 if (RREG32_PLL
3137 (RADEON_CLK_PWRMGT_CNTL) &
3138 RADEON_DLL_READY)
3139 break;
3140 }
3141 break;
3142 case 5:
3143 tmp =
3144 RREG32_PLL(RADEON_CLK_PWRMGT_CNTL);
3145 if (tmp & RADEON_CG_NO1_DEBUG_0) {
3146#if 0
3147 uint32_t mclk_cntl =
3148 RREG32_PLL
3149 (RADEON_MCLK_CNTL);
3150 mclk_cntl &= 0xffff0000;
3151 /*mclk_cntl |= 0x00001111;*//* ??? */
3152 WREG32_PLL(RADEON_MCLK_CNTL,
3153 mclk_cntl);
3154 mdelay(10);
3155#endif
3156 WREG32_PLL
3157 (RADEON_CLK_PWRMGT_CNTL,
3158 tmp &
3159 ~RADEON_CG_NO1_DEBUG_0);
3160 mdelay(10);
3161 }
3162 break;
3163 default:
3164 break;
3165 }
3166 break;
3167 default:
3168 break;
3169 }
3170 }
3171 }
3172}
3173
3174static void combios_parse_ram_reset_table(struct drm_device *dev,
3175 uint16_t offset)
3176{
3177 struct radeon_device *rdev = dev->dev_private;
3178 uint32_t tmp;
3179
3180 if (offset) {
3181 uint8_t val = RBIOS8(offset);
3182 while (val != 0xff) {
3183 offset++;
3184
3185 if (val == 0x0f) {
3186 uint32_t channel_complete_mask;
3187
3188 if (ASIC_IS_R300(rdev))
3189 channel_complete_mask =
3190 R300_MEM_PWRUP_COMPLETE;
3191 else
3192 channel_complete_mask =
3193 RADEON_MEM_PWRUP_COMPLETE;
3194 tmp = 20000;
3195 while (tmp--) {
3196 if ((RREG32(RADEON_MEM_STR_CNTL) &
3197 channel_complete_mask) ==
3198 channel_complete_mask)
3199 break;
3200 }
3201 } else {
3202 uint32_t or_mask = RBIOS16(offset);
3203 offset += 2;
3204
3205 tmp = RREG32(RADEON_MEM_SDRAM_MODE_REG);
3206 tmp &= RADEON_SDRAM_MODE_MASK;
3207 tmp |= or_mask;
3208 WREG32(RADEON_MEM_SDRAM_MODE_REG, tmp);
3209
3210 or_mask = val << 24;
3211 tmp = RREG32(RADEON_MEM_SDRAM_MODE_REG);
3212 tmp &= RADEON_B3MEM_RESET_MASK;
3213 tmp |= or_mask;
3214 WREG32(RADEON_MEM_SDRAM_MODE_REG, tmp);
3215 }
3216 val = RBIOS8(offset);
3217 }
3218 }
3219}
3220
3221static uint32_t combios_detect_ram(struct drm_device *dev, int ram,
3222 int mem_addr_mapping)
3223{
3224 struct radeon_device *rdev = dev->dev_private;
3225 uint32_t mem_cntl;
3226 uint32_t mem_size;
3227 uint32_t addr = 0;
3228
3229 mem_cntl = RREG32(RADEON_MEM_CNTL);
3230 if (mem_cntl & RV100_HALF_MODE)
3231 ram /= 2;
3232 mem_size = ram;
3233 mem_cntl &= ~(0xff << 8);
3234 mem_cntl |= (mem_addr_mapping & 0xff) << 8;
3235 WREG32(RADEON_MEM_CNTL, mem_cntl);
3236 RREG32(RADEON_MEM_CNTL);
3237
3238 /* sdram reset ? */
3239
3240 /* something like this???? */
3241 while (ram--) {
3242 addr = ram * 1024 * 1024;
3243 /* write to each page */
3244 WREG32_IDX((addr) | RADEON_MM_APER, 0xdeadbeef);
3245 /* read back and verify */
3246 if (RREG32_IDX((addr) | RADEON_MM_APER) != 0xdeadbeef)
3247 return 0;
3248 }
3249
3250 return mem_size;
3251}
3252
3253static void combios_write_ram_size(struct drm_device *dev)
3254{
3255 struct radeon_device *rdev = dev->dev_private;
3256 uint8_t rev;
3257 uint16_t offset;
3258 uint32_t mem_size = 0;
3259 uint32_t mem_cntl = 0;
3260
3261 /* should do something smarter here I guess... */
3262 if (rdev->flags & RADEON_IS_IGP)
3263 return;
3264
3265 /* first check detected mem table */
3266 offset = combios_get_table_offset(dev, COMBIOS_DETECTED_MEM_TABLE);
3267 if (offset) {
3268 rev = RBIOS8(offset);
3269 if (rev < 3) {
3270 mem_cntl = RBIOS32(offset + 1);
3271 mem_size = RBIOS16(offset + 5);
3272 if ((rdev->family < CHIP_R200) &&
3273 !ASIC_IS_RN50(rdev))
3274 WREG32(RADEON_MEM_CNTL, mem_cntl);
3275 }
3276 }
3277
3278 if (!mem_size) {
3279 offset =
3280 combios_get_table_offset(dev, COMBIOS_MEM_CONFIG_TABLE);
3281 if (offset) {
3282 rev = RBIOS8(offset - 1);
3283 if (rev < 1) {
3284 if ((rdev->family < CHIP_R200)
3285 && !ASIC_IS_RN50(rdev)) {
3286 int ram = 0;
3287 int mem_addr_mapping = 0;
3288
3289 while (RBIOS8(offset)) {
3290 ram = RBIOS8(offset);
3291 mem_addr_mapping =
3292 RBIOS8(offset + 1);
3293 if (mem_addr_mapping != 0x25)
3294 ram *= 2;
3295 mem_size =
3296 combios_detect_ram(dev, ram,
3297 mem_addr_mapping);
3298 if (mem_size)
3299 break;
3300 offset += 2;
3301 }
3302 } else
3303 mem_size = RBIOS8(offset);
3304 } else {
3305 mem_size = RBIOS8(offset);
3306 mem_size *= 2; /* convert to MB */
3307 }
3308 }
3309 }
3310
3311 mem_size *= (1024 * 1024); /* convert to bytes */
3312 WREG32(RADEON_CONFIG_MEMSIZE, mem_size);
3313}
3314
3315void radeon_combios_asic_init(struct drm_device *dev)
3316{
3317 struct radeon_device *rdev = dev->dev_private;
3318 uint16_t table;
3319
3320 /* port hardcoded mac stuff from radeonfb */
3321 if (rdev->bios == NULL)
3322 return;
3323
3324 /* ASIC INIT 1 */
3325 table = combios_get_table_offset(dev, COMBIOS_ASIC_INIT_1_TABLE);
3326 if (table)
3327 combios_parse_mmio_table(dev, table);
3328
3329 /* PLL INIT */
3330 table = combios_get_table_offset(dev, COMBIOS_PLL_INIT_TABLE);
3331 if (table)
3332 combios_parse_pll_table(dev, table);
3333
3334 /* ASIC INIT 2 */
3335 table = combios_get_table_offset(dev, COMBIOS_ASIC_INIT_2_TABLE);
3336 if (table)
3337 combios_parse_mmio_table(dev, table);
3338
3339 if (!(rdev->flags & RADEON_IS_IGP)) {
3340 /* ASIC INIT 4 */
3341 table =
3342 combios_get_table_offset(dev, COMBIOS_ASIC_INIT_4_TABLE);
3343 if (table)
3344 combios_parse_mmio_table(dev, table);
3345
3346 /* RAM RESET */
3347 table = combios_get_table_offset(dev, COMBIOS_RAM_RESET_TABLE);
3348 if (table)
3349 combios_parse_ram_reset_table(dev, table);
3350
3351 /* ASIC INIT 3 */
3352 table =
3353 combios_get_table_offset(dev, COMBIOS_ASIC_INIT_3_TABLE);
3354 if (table)
3355 combios_parse_mmio_table(dev, table);
3356
3357 /* write CONFIG_MEMSIZE */
3358 combios_write_ram_size(dev);
3359 }
3360
3361 /* quirk for rs4xx HP nx6125 laptop to make it resume
3362 * - it hangs on resume inside the dynclk 1 table.
3363 */
3364 if (rdev->family == CHIP_RS480 &&
3365 rdev->pdev->subsystem_vendor == 0x103c &&
3366 rdev->pdev->subsystem_device == 0x308b)
3367 return;
3368
3369 /* quirk for rs4xx HP dv5000 laptop to make it resume
3370 * - it hangs on resume inside the dynclk 1 table.
3371 */
3372 if (rdev->family == CHIP_RS480 &&
3373 rdev->pdev->subsystem_vendor == 0x103c &&
3374 rdev->pdev->subsystem_device == 0x30a4)
3375 return;
3376
3377 /* quirk for rs4xx Compaq Presario V5245EU laptop to make it resume
3378 * - it hangs on resume inside the dynclk 1 table.
3379 */
3380 if (rdev->family == CHIP_RS480 &&
3381 rdev->pdev->subsystem_vendor == 0x103c &&
3382 rdev->pdev->subsystem_device == 0x30ae)
3383 return;
3384
3385 /* DYN CLK 1 */
3386 table = combios_get_table_offset(dev, COMBIOS_DYN_CLK_1_TABLE);
3387 if (table)
3388 combios_parse_pll_table(dev, table);
3389
3390}
3391
3392void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev)
3393{
3394 struct radeon_device *rdev = dev->dev_private;
3395 uint32_t bios_0_scratch, bios_6_scratch, bios_7_scratch;
3396
3397 bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);
3398 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3399 bios_7_scratch = RREG32(RADEON_BIOS_7_SCRATCH);
3400
3401 /* let the bios control the backlight */
3402 bios_0_scratch &= ~RADEON_DRIVER_BRIGHTNESS_EN;
3403
3404 /* tell the bios not to handle mode switching */
3405 bios_6_scratch |= (RADEON_DISPLAY_SWITCHING_DIS |
3406 RADEON_ACC_MODE_CHANGE);
3407
3408 /* tell the bios a driver is loaded */
3409 bios_7_scratch |= RADEON_DRV_LOADED;
3410
3411 WREG32(RADEON_BIOS_0_SCRATCH, bios_0_scratch);
3412 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3413 WREG32(RADEON_BIOS_7_SCRATCH, bios_7_scratch);
3414}
3415
3416void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock)
3417{
3418 struct drm_device *dev = encoder->dev;
3419 struct radeon_device *rdev = dev->dev_private;
3420 uint32_t bios_6_scratch;
3421
3422 bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3423
3424 if (lock)
3425 bios_6_scratch |= RADEON_DRIVER_CRITICAL;
3426 else
3427 bios_6_scratch &= ~RADEON_DRIVER_CRITICAL;
3428
3429 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3430}
3431
3432void
3433radeon_combios_connected_scratch_regs(struct drm_connector *connector,
3434 struct drm_encoder *encoder,
3435 bool connected)
3436{
3437 struct drm_device *dev = connector->dev;
3438 struct radeon_device *rdev = dev->dev_private;
3439 struct radeon_connector *radeon_connector =
3440 to_radeon_connector(connector);
3441 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3442 uint32_t bios_4_scratch = RREG32(RADEON_BIOS_4_SCRATCH);
3443 uint32_t bios_5_scratch = RREG32(RADEON_BIOS_5_SCRATCH);
3444
3445 if ((radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) &&
3446 (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT)) {
3447 if (connected) {
3448 DRM_DEBUG_KMS("TV1 connected\n");
3449 /* fix me */
3450 bios_4_scratch |= RADEON_TV1_ATTACHED_SVIDEO;
3451 /*save->bios_4_scratch |= RADEON_TV1_ATTACHED_COMP; */
3452 bios_5_scratch |= RADEON_TV1_ON;
3453 bios_5_scratch |= RADEON_ACC_REQ_TV1;
3454 } else {
3455 DRM_DEBUG_KMS("TV1 disconnected\n");
3456 bios_4_scratch &= ~RADEON_TV1_ATTACHED_MASK;
3457 bios_5_scratch &= ~RADEON_TV1_ON;
3458 bios_5_scratch &= ~RADEON_ACC_REQ_TV1;
3459 }
3460 }
3461 if ((radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) &&
3462 (radeon_connector->devices & ATOM_DEVICE_LCD1_SUPPORT)) {
3463 if (connected) {
3464 DRM_DEBUG_KMS("LCD1 connected\n");
3465 bios_4_scratch |= RADEON_LCD1_ATTACHED;
3466 bios_5_scratch |= RADEON_LCD1_ON;
3467 bios_5_scratch |= RADEON_ACC_REQ_LCD1;
3468 } else {
3469 DRM_DEBUG_KMS("LCD1 disconnected\n");
3470 bios_4_scratch &= ~RADEON_LCD1_ATTACHED;
3471 bios_5_scratch &= ~RADEON_LCD1_ON;
3472 bios_5_scratch &= ~RADEON_ACC_REQ_LCD1;
3473 }
3474 }
3475 if ((radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) &&
3476 (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)) {
3477 if (connected) {
3478 DRM_DEBUG_KMS("CRT1 connected\n");
3479 bios_4_scratch |= RADEON_CRT1_ATTACHED_COLOR;
3480 bios_5_scratch |= RADEON_CRT1_ON;
3481 bios_5_scratch |= RADEON_ACC_REQ_CRT1;
3482 } else {
3483 DRM_DEBUG_KMS("CRT1 disconnected\n");
3484 bios_4_scratch &= ~RADEON_CRT1_ATTACHED_MASK;
3485 bios_5_scratch &= ~RADEON_CRT1_ON;
3486 bios_5_scratch &= ~RADEON_ACC_REQ_CRT1;
3487 }
3488 }
3489 if ((radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) &&
3490 (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)) {
3491 if (connected) {
3492 DRM_DEBUG_KMS("CRT2 connected\n");
3493 bios_4_scratch |= RADEON_CRT2_ATTACHED_COLOR;
3494 bios_5_scratch |= RADEON_CRT2_ON;
3495 bios_5_scratch |= RADEON_ACC_REQ_CRT2;
3496 } else {
3497 DRM_DEBUG_KMS("CRT2 disconnected\n");
3498 bios_4_scratch &= ~RADEON_CRT2_ATTACHED_MASK;
3499 bios_5_scratch &= ~RADEON_CRT2_ON;
3500 bios_5_scratch &= ~RADEON_ACC_REQ_CRT2;
3501 }
3502 }
3503 if ((radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) &&
3504 (radeon_connector->devices & ATOM_DEVICE_DFP1_SUPPORT)) {
3505 if (connected) {
3506 DRM_DEBUG_KMS("DFP1 connected\n");
3507 bios_4_scratch |= RADEON_DFP1_ATTACHED;
3508 bios_5_scratch |= RADEON_DFP1_ON;
3509 bios_5_scratch |= RADEON_ACC_REQ_DFP1;
3510 } else {
3511 DRM_DEBUG_KMS("DFP1 disconnected\n");
3512 bios_4_scratch &= ~RADEON_DFP1_ATTACHED;
3513 bios_5_scratch &= ~RADEON_DFP1_ON;
3514 bios_5_scratch &= ~RADEON_ACC_REQ_DFP1;
3515 }
3516 }
3517 if ((radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) &&
3518 (radeon_connector->devices & ATOM_DEVICE_DFP2_SUPPORT)) {
3519 if (connected) {
3520 DRM_DEBUG_KMS("DFP2 connected\n");
3521 bios_4_scratch |= RADEON_DFP2_ATTACHED;
3522 bios_5_scratch |= RADEON_DFP2_ON;
3523 bios_5_scratch |= RADEON_ACC_REQ_DFP2;
3524 } else {
3525 DRM_DEBUG_KMS("DFP2 disconnected\n");
3526 bios_4_scratch &= ~RADEON_DFP2_ATTACHED;
3527 bios_5_scratch &= ~RADEON_DFP2_ON;
3528 bios_5_scratch &= ~RADEON_ACC_REQ_DFP2;
3529 }
3530 }
3531 WREG32(RADEON_BIOS_4_SCRATCH, bios_4_scratch);
3532 WREG32(RADEON_BIOS_5_SCRATCH, bios_5_scratch);
3533}
3534
3535void
3536radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc)
3537{
3538 struct drm_device *dev = encoder->dev;
3539 struct radeon_device *rdev = dev->dev_private;
3540 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3541 uint32_t bios_5_scratch = RREG32(RADEON_BIOS_5_SCRATCH);
3542
3543 if (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {
3544 bios_5_scratch &= ~RADEON_TV1_CRTC_MASK;
3545 bios_5_scratch |= (crtc << RADEON_TV1_CRTC_SHIFT);
3546 }
3547 if (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {
3548 bios_5_scratch &= ~RADEON_CRT1_CRTC_MASK;
3549 bios_5_scratch |= (crtc << RADEON_CRT1_CRTC_SHIFT);
3550 }
3551 if (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {
3552 bios_5_scratch &= ~RADEON_CRT2_CRTC_MASK;
3553 bios_5_scratch |= (crtc << RADEON_CRT2_CRTC_SHIFT);
3554 }
3555 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
3556 bios_5_scratch &= ~RADEON_LCD1_CRTC_MASK;
3557 bios_5_scratch |= (crtc << RADEON_LCD1_CRTC_SHIFT);
3558 }
3559 if (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {
3560 bios_5_scratch &= ~RADEON_DFP1_CRTC_MASK;
3561 bios_5_scratch |= (crtc << RADEON_DFP1_CRTC_SHIFT);
3562 }
3563 if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {
3564 bios_5_scratch &= ~RADEON_DFP2_CRTC_MASK;
3565 bios_5_scratch |= (crtc << RADEON_DFP2_CRTC_SHIFT);
3566 }
3567 WREG32(RADEON_BIOS_5_SCRATCH, bios_5_scratch);
3568}
3569
3570void
3571radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on)
3572{
3573 struct drm_device *dev = encoder->dev;
3574 struct radeon_device *rdev = dev->dev_private;
3575 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3576 uint32_t bios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);
3577
3578 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) {
3579 if (on)
3580 bios_6_scratch |= RADEON_TV_DPMS_ON;
3581 else
3582 bios_6_scratch &= ~RADEON_TV_DPMS_ON;
3583 }
3584 if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3585 if (on)
3586 bios_6_scratch |= RADEON_CRT_DPMS_ON;
3587 else
3588 bios_6_scratch &= ~RADEON_CRT_DPMS_ON;
3589 }
3590 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3591 if (on)
3592 bios_6_scratch |= RADEON_LCD_DPMS_ON;
3593 else
3594 bios_6_scratch &= ~RADEON_LCD_DPMS_ON;
3595 }
3596 if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
3597 if (on)
3598 bios_6_scratch |= RADEON_DFP_DPMS_ON;
3599 else
3600 bios_6_scratch &= ~RADEON_DFP_DPMS_ON;
3601 }
3602 WREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);
3603}